Codesign and high-performance computing: scenes and crisis

During the development of scientific disciplines, mainstream periods alternate with revolution periods, where 'out of the way disciplines' can become a mainstream. Just in the moment increasing turbulences announce a new revolution. The variety of 'high performance computing' scenes will be mixed up. Can an increasing application of structurally programmable hardware platforms (computing by the yard) break the monopoly of the von Neumann mainstream paradigm (computing in time) also in multipurpose hardware? From a co-design point of view, the paper tries to provide an overview through the turbulences and tendencies, and introduces a fundamentally new machine paradigm, which uses a field-programmable data path array (FPDPA) providing instruction level parallelism. The paper drafts a structured design space for all kinds of parallel algorithm implementations and platforms: procedural programming versus structural programing, concurrent versus parallel, hardwired versus reconfigurable. A structured view by rearranging the variety of computing science scenes seems to be feasible.

[1]  Steven A. Guccione.  List of FPGA-based computing machines , 1997 .

[2]  Reiner W. Hartenstein,et al.  Reconfigurable machine for applications in image and video compression , 1995, Other Conferences.

[3]  Henk Corporaal,et al.  MOVE: a framework for high-performance processor design , 1991, Proceedings of the 1991 ACM/IEEE Conference on Supercomputing (Supercomputing '91).

[4]  Andreas Koch,et al.  A universal co-processor for workstations , 1994 .

[5]  Reiner W. Hartenstein.  Custom Computing Machines - Das aktuelle Schlagwort , 1995, Inform. Spektrum.

[6]  Jürgen Becker,et al.  An embedded accelerator for real-time image processing , 1996, Proceedings of the Eighth Euromicro Workshop on Real-Time Systems.

[7]  Jürgen Becker,et al.  High-performance computing using a reconfigurable accelerator , 1996, Concurr. Pract. Exp..

[8]  Steven A. Guccione,et al.  Classification and Performance of Reconfigurable Architectures , 1995, FPL.

[9]  Hiroto Yasuura,et al.  COACH:A Computer Aided Design Tool for Computer Architects , 1993 .

[10]  Reiner W. Hartenstein,et al.  A dynamically reconfigurable wavefront array architecture for evaluation of expressions , 1994, Proceedings of IEEE International Conference on Application Specific Array Processors (ASSAP'94).

[11]  Henk Corporaal.  Evaluating transport triggered architectures for scalar applications , 1993, Microprocess. Microprogramming.

[12]  Rainer Kress.  A fast reconfigurable ALU for Xputers , 1996 .

[13]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[14]  Henk Corporaal,et al.  Move32int, a sea of gates realization of a high performance transport triggered architecture , 1993, Microprocess. Microprogramming.

[15]  Jürgen Becker,et al.  Data-Procedural Languages for FPL-based Machines , 1994, FPL.

[16]  Reiner W. Hartenstein,et al.  A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware , 1990, CONPAR.

[17]  Rajesh Gupta,et al.  Hardware/software co-design , 1996, Proc. IEEE.

[18]  Karin Schmidt.  A program partitioning, restructuring, and mapping method for Xputers , 1995 .

[19]  Pak K. Chan.  A FIELD-PROGRAMMABLE PROTOTYPING BOARD: XC4000 BORG USER''S GUIDE , 1994 .

[20]  Giovanni De Micheli,et al.  Hardware-software cosynthesis for digital systems , 1993, IEEE Design & Test of Computers.

[21]  Reiner W. Hartenstein,et al.  MOM-map-oriented machine-a partly custom-designed architecture compared to standard hardware , 1989, Proceedings. VLSI and Computer Peripherals. COMPEURO 89.

[22]  Jürgen Becker,et al.  High‐performance computing using a reconfigurable accelerator , 1996 .

[23]  Ing-Jer Huang,et al.  Synthesis of application specific instruction sets , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Nicolai Petkov.  Systolische Algorithmen und Arrays , 1989 .

[25]  Reiner W. Hartenstein,et al.  Field-Programmable Logic Architectures, Synthesis and Applications , 1994, Lecture Notes in Computer Science.

[26]  Reiner W. Hartenstein,et al.  A datapath synthesis system for the reconfigurable datapath architecture , 1995, ASP-DAC '95.

[27]  A. G. Hirschbiel,et al.  A Novel ASIC Design Approach based on a New Machine Paradigm , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[28]  Jürgen Becker,et al.  Two-level hardware/software partitioning using CoDe-X , 1996, Proceedings IEEE Symposium and Workshop on Engineering of Computer-Based Systems.

[29]  Alexander G. Hirschbiel.  Novel processor architecture based on auto data sequencing and low level parallelism , 1991 .

[30]  M. Vellasco,et al.  VLSI architectures for neural networks , 1989, IEEE Micro.

[31]  Masaharu Imai,et al.  An integrated design environment for application specific integrated processor , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[32]  Reiner W. Hartenstein.  Hardware/Software Co-Design - Das aktuelle Schlagwort , 1995, Inform. Spektrum.

[33]  Reiner W. Hartenstein,et al.  Field-Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping , 1992, Lecture Notes in Computer Science.