A structured design methodology and associated software tools

The problems encountered designing very large scale integrated circuits (VLSI) are fundamentally different from the problems encountered in the design of small scale integrated circuits. The differences require a new methodology of design for the new large scale circuits, and the new design methodology requires a new set of tools. The computer-aided design work at Caltech has progressed from a recognition of the inherent differences and has produced a new design methodology and a set of tools which attack the new problems in integrated circuit design.

[1]  Stephen Trimberger,et al.  The Caltech Intermediate Form for LSI Layout Description , 1980 .

[2]  Danny Cohen,et al.  MOSIS - The ARPA Silicon Broker , 1981 .

[3]  Ning Nan,et al.  The chip layout problem: an automatic wiring procedure , 1988, 25 years of DAC.

[4]  Dave Johannsen,et al.  Bristle Blocks: A Silicon Compiler , 1979, 16th Design Automation Conference.

[5]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[6]  Daniel G. Schweikert,et al.  LTX - a system for the directed automatic design of LSI circuits , 1976, DAC.

[7]  Allen Newell,et al.  The PMS and ISP descriptive systems for computer structures , 1970, AFIPS '70 (Spring).

[8]  Carver A. Mead,et al.  Microelectronics and Computer Science , 1977 .

[9]  Richard Segal.  Structure, placement and modelling , 1981 .

[10]  James Allely Rowson.  Understanding hierarchical design , 1980 .

[11]  Dick Lang.  LAP user's manual , 1979 .

[12]  Eberhard Wegner,et al.  Tree-structured programs , 1973, CACM.

[13]  Edsger W. Dijkstra,et al.  Notes on structured programming , 1970 .

[14]  M. Y. Hsueh,et al.  Symbolic layout and compaction of integrated circuits , 1980 .

[15]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[16]  Steven Trimberger,et al.  Combining Graphics and a Layout Language in a Single Interactive System , 1981, 18th Design Automation Conference.

[17]  Edward J. McGrath,et al.  Design Integrity and Immunity Checking: A New Look at Layout Verification and Design Rule Checking , 1980, 17th Design Automation Conference.

[18]  Stephen Trimberger.  The proposed Sticks Standard , 1980 .

[19]  Carver A. Mead,et al.  A notation for designing restoring logic circuitry in CMOS , 1982 .