Ultracompact and Low-Power Logic Circuits via Workfunction Engineering

An extensive analysis of sub-10-nm logic building blocks utilizing ultracompact logic gates based on recently proposed gate workfunction engineering (WFE) approach is provided. WFE sets the WF in the contacts as well as two independent gates of an ambipolar Schottky-barrier (SB) FinFET to alter the threshold of two channels, as a unique leverage to modify the logic functionality out of a single transistor. Thus, a single transistor (1T) CMOS pass-gate, 2T NAND and NOR gates as well as 3T or 4T XOR gates with substantial reduction in overall area (50%) and power (up to $\times 10$ ) dissipation can be implemented. To harness this potential and illustrate the capabilities of these compact ambipolar transistors, novel logic building blocks, including 6T multiplexer, 8T full-adder, 4T latch, 6T D-type flip-flop, and 4T AND-OR-invert (AOI) gates, are developed. Besides the logic verification using 7-nm devices, the dynamic performance of the proposed logic circuits is also analyzed. The comparative simulation study shows that WFE in independent-gate SB-FinFETs can lead to absolutely minimalist CMOS logic blocks without significant degradation to overall power-delay product (PDP) performance.

[1]  Ahmed Louri,et al.  Ambipolar SB-FinFETs: A New Path to Ultra-Compact Sub-10 nm Logic Circuits , 2019, IEEE Transactions on Electron Devices.

[2]  Thomas Mikolajick,et al.  Printable Parallel Arrays of Si Nanowire Schottky-Barrier-FETs With Tunable Polarity for Complementary Logic , 2016, IEEE Transactions on Nanotechnology.

[3]  Mark S. Lundstrom,et al.  A computational study of thin-body, double-gate, Schottky barrier MOSFETs , 2002 .

[4]  Kartik Mohanram,et al.  Novel dual-Vth independent-gate FinFET circuits , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[5]  Chao-Hsin Chien,et al.  Enhancing the Thermal Stability of GaSb Schottky-Barrier MOSFET With Pt Source/Drain , 2018, IEEE Electron Device Letters.

[6]  Yi-Ruei Jhan,et al.  Introduction of Synopsys Sentaurus TCAD Simulation , 2018 .

[7]  E. Suzuki,et al.  Cointegration of High-Performance Tied-Gate Three-Terminal FinFETs and Variable Threshold-Voltage Independent-Gate Four-Terminal FinFETs With Asymmetric Gate-Oxide Thicknesses , 2007, IEEE Electron Device Letters.

[8]  D. Rideau,et al.  A study of diffusive transport in 14nm FDSOI MOSFET: NEGF versus QDD , 2016, 2016 46th European Solid-State Device Research Conference (ESSDERC).

[9]  Udo Schwalke,et al.  On the Physical Behavior of Cryogenic IV and III–V Schottky Barrier MOSFET Devices , 2017, IEEE Transactions on Electron Devices.

[10]  Masood Ahmad,et al.  Design and analysis of low run-time leakage in a 10 Transistors full adder in 45nm technology , 2016, 2016 IEEE Region 10 Conference (TENCON).

[11]  Kaushik Roy,et al.  Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Avinash Kodi,et al.  Ultra-compact sub-10nm logic circuits based on ambipolar SB-FinFETs , 2017, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS).

[13]  C. Tretz,et al.  High-Density Reduced-Stack Logic Circuit Techniques Using Independent-Gate Controlled Double-Gate Devices , 2006, IEEE Transactions on Electron Devices.

[14]  Andrew R. Brown,et al.  Comparison of Density Gradient and NEGF for 3D Simulation of a Nanowire MOSFET , 2009, 2009 Spanish Conference on Electron Devices.

[15]  Vivek Bakshi,et al.  Special Section Guest Editorial: EUV Lithography for the 3-nm Node and Beyond , 2017 .

[16]  Giovanni De Micheli,et al.  An Efficient Gate Library for Ambipolar CNTFET Logic , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  S. Kale,et al.  Performance Improvement and Analysis of PtSi Schottky Barrier p-MOSFET Based on Charge Plasma Concept for Low Power Applications , 2019, Silicon.

[18]  Tripti Sharma,et al.  Low Power 3T XOR Cell using IDDG MOSFET , 2014 .

[19]  M. Lundstrom,et al.  Does source-to-drain tunneling limit the ultimate scaling of MOSFETs? , 2002, Digest. International Electron Devices Meeting,.

[20]  A. Vandooren,et al.  CMOS Vertical Multiple Independent Gate Field Effect Transistor (MIGFET) , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[21]  Brinda Bhowmick,et al.  2D analytical model for surface potential based electric field and impact of wok function in DMG SB MOSFET , 2017 .

[22]  Thomas N. Theis,et al.  The End of Moore's Law: A New Beginning for Information Technology , 2017, Computing in Science & Engineering.

[23]  Ajay Kumar Singh,et al.  A proposed reliable and power efficient 14T full adder circuit design , 2017, TENCON 2017 - 2017 IEEE Region 10 Conference.

[24]  Patrick Fay,et al.  Quantum Transport in AlGaSb/InAs TFETs With Gate Field In-Line With Tunneling Direction , 2015, IEEE Transactions on Electron Devices.

[25]  Ian A. Young,et al.  Design of Low Voltage Tunneling-FET Logic Circuits Considering Asymmetric Conduction Characteristics , 2014, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.