Closed-Form Expressions for the Resistance and the Inductance of Different Profiles of Through-Silicon Vias
暂无分享,去创建一个
Ye Li | Yuanjun Liang | Y. Liang | Ye Li
[1] P. De Moor,et al. Sloped Through Wafer Vias for 3D Wafer Level Packaging , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.
[2] Rozalia Beica,et al. Copper electrodeposition for 3D integration , 2008, 2008 Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS.
[3] Francescaromana Maradei,et al. Signal Integrity and Radiated Emission of High-Speed Digital Systems , 2008 .
[4] L. Leung,et al. Microwave characterization and modeling of high aspect ratio through-wafer interconnect vias in silicon substrates , 2005, IEEE Transactions on Microwave Theory and Techniques.
[5] E. Friedman,et al. Closed-Form Expressions of 3-D Via Resistance, Inductance, and Capacitance , 2009, IEEE Transactions on Electron Devices.
[6] Jian Xu,et al. Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.
[7] Eby G. Friedman,et al. Electrical modeling and characterization of 3-D vias , 2008, 2008 IEEE International Symposium on Circuits and Systems.
[8] Arifur Rahman,et al. System-level performance evaluation of three-dimensional integrated circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[9] R. Beica,et al. Advanced Metallization for 3D Integration , 2008, 2008 10th Electronics Packaging Technology Conference.
[10] W. Dehaene,et al. Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs , 2010, IEEE Transactions on Electron Devices.
[11] Ankur Jain,et al. Electrical modeling and characterization of through-silicon vias (TSVs) for 3-D integrated circuits , 2008, Microelectron. J..