Bit plane matching based variable block size motion estimation method and its hardware architecture

Variable Block Size Motion Estimation (VBSME) is one of the most important features of state-of-theart video encoders. In the H.264/AVC encoder, the computational complexity of integer motion estimation is about 75%. Therefore, reducing this complexity is one of the key points to provide low power video encoding. In this paper, a reconfigurable bit plane matching based VBSME method and a runtime reconfigurable hardware architecture are proposed to allow low-power consumer electronic devices to make a trade-off between power requirements and motion estimation (ME) accuracy. The proposed ME method is the only low complexity ME algorithm proposed in the literature so far that can provide compatible ME accuracy for lower block sizes compared to the sum of absolute difference (SAD) criterion. A new data path for the computation of the matching criterion in the proposed hardware architecture which has a fully arithmetic structure is proposed to improve the previously utilized LUT based architectures by having a fully arithmetic structure.

[1]  Begüm Demir,et al.  A Low-Complexity Approach for the Color Display of Hyperspectral Remote-Sensing Images Using One-Bit-Transform-Based Band Selection , 2009, IEEE Transactions on Geoscience and Remote Sensing.

[2]  Hyuk-Jae Lee,et al.  Two-Bit Transform Based Block Motion Estimation using Second Derivatives , 2007, 2007 IEEE International Conference on Multimedia and Expo.

[3]  Asral Bahari,et al.  Low power variable block size motion estimation using pixel truncation , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[4]  Sarp Ertürk,et al.  An all binary sub-pixel motion estimation approach and its hardware architecture , 2008, IEEE Transactions on Consumer Electronics.

[5]  Oguzhan Urhan,et al.  Truncated gray-coded bit-plane matching based motion estimation and its hardware architecture , 2009, 2009 IEEE 17th Signal Processing and Communications Applications Conference.

[6]  Thomas Wiegand,et al.  Draft ITU-T recommendation and final draft international standard of joint video specification , 2003 .

[7]  Seongsoo Lee,et al.  New motion estimation algorithm using adaptively quantized low bit-resolution image and its VLSI architecture for MPEG2 video encoding , 1998, IEEE Trans. Circuits Syst. Video Technol..

[8]  Cao Wei,et al.  A high-performance reconfigurable VLSI architecture for vbsme in H.264 , 2008, IEEE Transactions on Consumer Electronics.

[9]  Liang-Gee Chen,et al.  Fast Algorithm and Architecture Design of Low-Power Integer Motion Estimation for H.264/AVC , 2007, IEEE Transactions on Circuits and Systems for Video Technology.

[10]  Sarp Ertürk,et al.  Efficient Hardware Implementations of Low Bit Depth Motion Estimation Algorithms , 2009, IEEE Signal Processing Letters.

[11]  Konstantinos Konstantinides,et al.  Low-complexity block-based motion estimation via one-bit transforms , 1997, IEEE Trans. Circuits Syst. Video Technol..

[12]  Ilker Hamzaoglu,et al.  High performance hardware architectures for one bit transform based motion estimation , 2009, IEEE Transactions on Consumer Electronics.

[13]  Chein-Wei Jen,et al.  On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture , 2002, IEEE Trans. Circuits Syst. Video Technol..

[14]  Liang-Gee Chen,et al.  Analysis and architecture design of variable block-size motion estimation for H.264/AVC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Behrooz Parhami,et al.  Efficient Hamming Weight Comparators for Binary Vectors Based on Accumulative and Up/Down Parallel Counters , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Earl E. Swartzlander.  Parallel Counters , 1973, IEEE Transactions on Computers.

[17]  Heung-Kyu Lee,et al.  An efficient block-matching criterion for motion estimation and its VLSI implementation , 1996 .

[18]  Sarp Ertürk,et al.  Constrained One-Bit Transform for Low Complexity Block Motion Estimation , 2007, IEEE Transactions on Circuits and Systems for Video Technology.

[19]  Sarp Ertürk,et al.  Truncated graycoded bit-plane matching based motion estimation and its hardware architecture , 2009, IEEE Transactions on Consumer Electronics.

[20]  Sarp Ertürk.  Multiplication-Free One-Bit Transform for Low-Complexity Block-Based Motion Estimation , 2007, IEEE Signal Processing Letters.

[21]  Chi-Ying Tsui,et al.  Low-power VLSI design for motion estimation using adaptive pixel truncation , 2000, IEEE Trans. Circuits Syst. Video Technol..

[22]  Sarp Ertürk,et al.  Two-bit transform for binary block motion estimation , 2005, IEEE Transactions on Circuits and Systems for Video Technology.