Design-in-Reliability Approach for NBTI and Hot-Carrier Degradations in Advanced Nodes

A practical and accurate design-in-reliability methodology has been developed for designs on 90-65-nm technology nodes to quantitatively assess the degradation due to hot carrier and negative bias temperature instability. Simulation capability has been built on top of an existing analog simulator ELDO. Circuits are analyzed using this methodology, illustrating the capabilities of the methodology as well as highlighting the impacts of the two degradation modes.

[1]  V. Huard,et al.  Novel Positive Bias Temperature Instability (PBTI) of N-Channel Mosfets with Plasma Nitrided Oxide , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[2]  V. Huard,et al.  On-the-fly characterization of NBTI in ultra-thin gate oxide PMOSFET's , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[3]  V. Huard,et al.  Physical Modeling of Negative Bias Temperature Instabilities for Predictive Extrapolation , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[4]  S. Natarajan,et al.  Impact of negative bias temperature instability on digital circuit reliability , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[5]  V. Reddy,et al.  A comprehensive framework for predictive modeling of negative bias temperature instability , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[6]  H. Reisinger,et al.  Analysis of NBTI Degradation- and Recovery-Behavior Based on Ultra Fast VT-Measurements , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[7]  Muhammad Ashraful Alam,et al.  A comprehensive model of PMOS NBTI degradation , 2005, Microelectron. Reliab..

[8]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[9]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[10]  M. Denais,et al.  NBTI degradation: From physical mechanisms to modelling , 2006, Microelectron. Reliab..

[11]  Ralf Brederlow,et al.  MOS transistor reliability under analog operation , 2000 .

[12]  Jeffrey Su,et al.  A dual-core 64-bit ultraSPARC microprocessor for dense server applications , 2004, IEEE Journal of Solid-State Circuits.

[13]  N. D. Arora,et al.  Circuit design guidelines for n-channel MOSFET hot carrier robustness , 1993 .

[14]  G. Ribes,et al.  Designing in reliability in advanced CMOS technologies , 2006, Microelectron. Reliab..

[15]  Ogawa,et al.  Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.

[16]  Chenming Hu,et al.  Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement , 1985, IEEE Journal of Solid-State Circuits.

[17]  V. Huard,et al.  Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in PMOS transistors , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[18]  T. Grasser,et al.  The Universality of NBTI Relaxation and its Implications for Modeling and Characterization , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[19]  K. Mistry,et al.  An empirical model for the L/sub eff/ dependence of hot-carrier lifetimes of n-channel MOSFETs , 1989, IEEE Electron Device Letters.

[20]  S. M. Gowda,et al.  Advanced integrated-circuit reliability simulation including dynamic stress effects , 1992 .

[21]  Sung-Mo Kang,et al.  Hot-Carrier Reliability Of MOS VLSI Circuits , 1993 .

[22]  Edgar Sanchez-Sinencio,et al.  CMOS Pll Synthesizers: Analysis and Design , 2004 .