Cognitive Radio baseband processing on a reconfigurable platform

Cognitive Radio is considered as a promising technology to address the paradox of spectrum scarcity and spectrum under-utilization. It has to operate in different bands under various data rates and combat adverse channel conditions. Therefore, Cognitive Radio needs an adaptive physical layer which has to be supported by a reconfigurable baseband processing platform. In this paper, we propose an Multiprocessor System-on-Chip (MPSoC) platform to fulfill the requirements of reconfigurability, speed and energy efficiency. The key element on this platform is the Montium tile processor. To support adaptive DSP algorithms for Cognitive Radio on this platform is our main interest. This paper discusses several key algorithms for Cognitive Radio baseband processing and the implementation on the Montium based reconfigurable platform.

[1]  David J. Allstot,et al.  A Parallel, Multi-Resolution Sensing Technique for Multiple Antenna Cognitive Radios , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[2]  Friedrich Jondral,et al.  Spectrum pooling: an innovative strategy for the enhancement of spectrum efficiency , 2004, IEEE Communications Magazine.

[3]  S. Biyiksiz,et al.  Multirate digital signal processing , 1985, Proceedings of the IEEE.

[4]  Behrouz Farhang-Boroujeny,et al.  Filter Bank Spectrum Sensing for Cognitive Radios , 2008, IEEE Transactions on Signal Processing.

[5]  R.W. Brodersen,et al.  Implementation issues in spectrum sensing for cognitive radios , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..

[6]  André B. J. Kokkeler,et al.  An Efficient FFT For OFDM Based Cognitive Radio On A Reconfigurable Architecture , 2007, 2007 IEEE International Conference on Communications.

[7]  John M. Cioffi,et al.  Filter bank modulation techniques for very high speed digital subscriber lines , 2000 .

[9]  Gerard J. M. Smit,et al.  Hydra: An Energy-efficient and Reconfigurable Network Interface , 2006, ERSA.

[10]  M. Heskamp,et al.  A node architecture for disaster relief networking , 2005, First IEEE International Symposium on New Frontiers in Dynamic Spectrum Access Networks, 2005. DySPAN 2005..

[11]  Gerard J. M. Smit,et al.  Mapping of DSP algorithms on the MONTIUM architecture , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[12]  André B. J. Kokkeler,et al.  Multi-core architectures and streaming applications , 2008, SLIP '08.

[13]  C. Sidney Burrus,et al.  Efficient computation of the DFT with only a subset of input or output points , 1993, IEEE Trans. Signal Process..

[14]  P. Vaidyanathan.  Multirate Systems And Filter Banks , 1992 .

[15]  André B. J. Kokkeler,et al.  An oversampled filter bank multicarrier system for Cognitive Radio , 2008, 2008 IEEE 19th International Symposium on Personal, Indoor and Mobile Radio Communications.

[16]  André B. J. Kokkeler,et al.  Cyclostationary Feature Detection on a tiled-SoC , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[17]  Joseph Mitola,et al.  Cognitive Radio An Integrated Agent Architecture for Software Defined Radio , 2000 .

[18]  Qiwei Zhang,et al.  An efficient multi-resolution spectrum sensing method for cognitive radio , 2008, 2008 Third International Conference on Communications and Networking in China.

[19]  Joy Laskar,et al.  A wideband analog multi-resolution spectrum sensing (MRSS) technique for cognitive radio (CR) systems , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[20]  Gerard J. M. Smit,et al.  An energy-efficient reconfigurable circuit-switched network-on-chip , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[21]  P. M. Heysters.  Coarse-Grained Reconfigurable Processors - Flexibility meets Efficiency , 2004 .

[22]  André B. J. Kokkeler,et al.  Dynamically Reconfigurable FFTs for Cognitive Radio on a Multiprocessor Platform , 2008, ERSA.

[23]  Gerard J. M. Smit,et al.  Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.