Floating-Gate Coupling Canceller for Multi-Level Cell NAND Flash

Floating-gate coupling occurs due to voltage changes in neighboring floating-gates. Coupling noise is difficult to overcome because of its non-linear property. We propose a coupling canceller for cancelling the coupling effect in multi-level cell NAND flash memory, and compare its performance with threshold detection. Simulation results show that the proposed floating-gate coupling canceller is an effective scheme for suppressing coupling noise.

[1]  M. Lanzoni,et al.  Nonvolatile multilevel memories for digital applications , 1998, Proc. IEEE.

[2]  H. Arakawa,et al.  A 144-Mb, eight-level NAND flash memory with optimized pulsewidth programming , 2000, IEEE Journal of Solid-State Circuits.

[3]  Kenneth Rose,et al.  Design of on-chip error correction systems for multilevel NOR and NAND flash memories , 2007, IET Circuits Devices Syst..

[4]  Ken Takeuchi,et al.  A multipage cell architecture for high-speed programming multilevel NAND flash memories , 1998, IEEE J. Solid State Circuits.

[5]  Byung-Soon Choi,et al.  A 90-nm CMOS 1.8-V 2-Gb NAND flash memory for mass storage applications , 2003 .

[6]  Riichiro Shirota,et al.  A novel Channel Boost Capacitance (CBC) cell technology with low program disturbance suitable for fast programming 4 Gbit NAND flash memories , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[7]  Jin-Ki Kim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[8]  M. Lanzoni,et al.  Program schemes for multilevel flash memories , 2003, Proc. IEEE.

[9]  Changsub Lee,et al.  Program Disturb Phenomenon by DIBL in MLC NAND Flash Device , 2008, 2008 Joint Non-Volatile Semiconductor Memory Workshop and International Conference on Memory Technology and Design.

[10]  Guido Torelli,et al.  On-chip error correcting techniques for new-generation flash memories , 2003, Proc. IEEE.

[11]  Yeong-Taek Lee,et al.  A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-Mb single-level modes , 2001 .

[12]  Roberto Bez,et al.  Introduction to flash memory , 2003, Proc. IEEE.

[13]  K. Imamiya,et al.  A source-line programming scheme for low-voltage operation NAND flash memories , 2000, IEEE Journal of Solid-State Circuits.

[14]  T.D. Pham,et al.  A 146-mm/sup 2/ 8-gb multi-level NAND flash memory with 70-nm CMOS technology , 2006, IEEE Journal of Solid-State Circuits.

[15]  Jungdal Choi,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[16]  Akihiko Ishitani,et al.  A high capacitive-coupling ratio (HiCR) cell for 3 V-only 64 Mbit and future flash memories , 1993, Proceedings of IEEE International Electron Devices Meeting.

[17]  Hiroaki Nasu,et al.  A 146-mm2 8-Gb multi-level NAND flash memory with 70-nm CMOS technology , 2006 .