A note on the energy-aware mapping for NoCs

The mapping problem for NoCs is to decide how to assign the tasks of an application onto the PEs of a network such that some objective function is optimized. The mapping problem is one of the most fundamental problems on the design of NoCs, since the application mapping onto the network greatly impacts both the performance and energy consumption of the NoC. It has been known that the energy-aware mapping problem is NP-hard even if an application graph is a caterpillar with vertex degree at most 4 and a network graph is a square mesh. This paper considers a special case of the problem which is solvable in polynomial time. We show that if an application graph is a caterpillar with vertex degree at most 3 and a network graph is a ladder, the problem can be solved in linear time.

[1]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[2]  G. K. Sharma,et al.  An efficient energy- and bandwidth- aware mapping algorithm for regular NoC architecture , 2010, NoCArc '10.

[3]  Fernando Gehm Moraes,et al.  Evaluation of Algorithms for Low Energy Mapping onto NoCs , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[4]  Satoshi Tayu,et al.  On the Complexity of Energy-Aware Mapping for NoCs (回路とシステム) , 2012 .

[5]  An-Yeu Wu,et al.  A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[6]  Radu Marculescu,et al.  Energy-aware mapping for tile-based NoC architectures under performance constraints , 2003, ASP-DAC '03.

[7]  Radu Marculescu,et al.  Energy- and performance-aware mapping for regular NoC architectures , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Tayu Satoshi,et al.  On the Energy-Aware Mapping for NoCs , 2011 .

[9]  Yingtao Jiang,et al.  A power-aware mapping approach to map IP cores onto NoCs under bandwidth and latency constraints , 2010, TACO.

[10]  Natalie D. Enright Jerger,et al.  Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Ahmad Khademzadeh,et al.  Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile-based Network on Chip , 2009, IEICE Electron. Express.

[12]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[13]  Satoshi Tayu,et al.  On the energy-aware mapping for NoCs (回路とシステム) , 2011 .

[14]  Suleyman Tosun.  New heuristic algorithms for energy aware application mapping and routing on mesh-based NoCs , 2011, J. Syst. Archit..