Implementation of Speed Match Circuit Design between DSP and Peripheral Chips Using CPLD

In some industry instrument and automation equipment, the digital signal processor (DSP) usually needs establishing the interface with different speed peripheral chips. TMS320Cxx provide two kinds of mechanism to match with out side chips. One can insert 0~7 wait periods by setting inner control register. Another is to provide the READY signal pin, it can produce arbitrarily number of wait period with the exterior control circuit. In this paper, CPLD is employed to generate the waiting sign by the correlative hardware circuit diagram and VHDL language programs method respectively. The speed match circuits have been realized between DSP and peripheral chips. It can simplify the program and raise the whole performance speed of system.

[1]  J.R. Wells,et al.  Modulation-Based Harmonic Elimination , 2007, IEEE Transactions on Power Electronics.

[2]  V. Agelidis,et al.  Multiple sets of solutions for harmonic elimination PWM bipolar waveforms: analysis and experimental verification , 2006, IEEE Transactions on Power Electronics.

[3]  Vassilios G. Agelidis,et al.  Hybrid genetic algorithm approach for selective harmonic control , 2008 .

[4]  R. Hoft,et al.  Generalized Techniques of Harmonic Elimination and Voltage Control in Thyristor Inverters: Part II --- Voltage Control Techniques , 1974 .

[5]  Mohamed S. A. Dahidah,et al.  A Hybrid Genetic Algorithm for Selective Harmonic Elimination PWM AC/AC Converter Control , 2007 .

[6]  Nikolas Flourentzou,et al.  Optimized Modulation for AC–DC Harmonic Immunity in VSC HVDC Transmission , 2010, IEEE Transactions on Power Delivery.

[7]  K. Sundareswaran,et al.  Evolutionary approach for line current harmonic reduction in AC/DC converters , 2002, IEEE Trans. Ind. Electron..

[8]  P.L. Chapman,et al.  Generalization of Selective Harmonic Control/Elimination , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[9]  T. W. Cease,et al.  Development of a /spl plusmn/100 MVAr static condenser for voltage control of transmission systems , 1995 .

[10]  S. Bernet,et al.  Recent developments of high power converters for industry and traction applications , 2000 .

[11]  V.G. Agelidis,et al.  Non-Symmetrical Selective Harmonic Elimination PWM Techniques: The Unipolar Waveform , 2007, 2007 IEEE Power Electronics Specialists Conference.

[12]  P.N. Enjeti,et al.  Programmed PWM techniques to eliminate harmonics - A critical evaluation , 1988, Conference Record of the 1988 IEEE Industry Applications Society Annual Meeting.

[13]  Kinattingal Sundareswaran,et al.  Inverter Harmonic Elimination Through a Colony of Continuously Exploring Ants , 2007, IEEE Transactions on Industrial Electronics.

[14]  L.M. Tolbert,et al.  Harmonic optimization of multilevel converters using genetic algorithms , 2004, IEEE Power Electronics Letters.

[15]  B. Fardanesh,et al.  Optimal utilization, sizing, and steady-state performance comparison of multiconverter VSC-based FACTS controllers , 2004, IEEE Transactions on Power Delivery.

[16]  Lie Xu,et al.  VSC Transmission System Using Flying Capacitor Multilevel Converters and Hybrid PWM Control , 2007, IEEE Transactions on Power Delivery.

[17]  V. Agelidis,et al.  On applying a minimization technique to the harmonic elimination PWM control: the bipolar waveform , 2004, IEEE Power Electronics Letters.

[18]  M. Ermis,et al.  VSC-Based D-STATCOM With Selective Harmonic Elimination , 2007, IEEE Transactions on Industry Applications.

[19]  Junya Matsuki,et al.  Analysis of even harmonics generation in an isolated electric power system , 2006 .

[20]  Rabih A. Jabr.  Solution trajectories of the harmonic-elimination problem , 2006 .

[21]  A. M. Trzynadlowski,et al.  Application of neural networks to the optimal control of three-phase voltage-controlled inverters , 1994 .

[22]  Leopoldo García Franquelo,et al.  Selective Harmonic Mitigation Technique for High-Power Converters , 2010, IEEE Transactions on Industrial Electronics.

[23]  V.G. Agelidis,et al.  VSC-Based HVDC Power Transmission Systems: An Overview , 2009, IEEE Transactions on Power Electronics.

[24]  Zhong Du,et al.  A complete solution to the harmonic elimination problem , 2003, IEEE Transactions on Power Electronics.

[25]  Richard G. Hoft,et al.  Generalized Techniques of Harmonic Elimination and Voltage Control in Thyristor Inverters: Part I--Harmonic Elimination , 1973 .

[26]  Vassilios G. Agelidis,et al.  On Attaining the Multiple Solutions of Selective Harmonic Elimination PWM Three-Level Waveforms Through Function Minimization , 2008, IEEE Transactions on Industrial Electronics.

[27]  V. Agelidis,et al.  On Abolishing Symmetry Requirements in the Formulation of a Five-Level Selective Harmonic Elimination Pulse-Width Modulation Technique , 2006, IEEE Transactions on Power Electronics.

[28]  J.R. Wells,et al.  Selective harmonic control: a general problem formulation and selected solutions , 2005, IEEE Transactions on Power Electronics.

[29]  V.G. Agelidis,et al.  Comparative evaluation of symmetrical and non-symmetrical bipolar SHE-PWM techniques , 2008, 2008 IEEE Power Electronics Specialists Conference.

[30]  Jason Richard Wells.  Generalized Selective Harmonic Control , 2006 .

[31]  R. Hoft,et al.  Inverter harmonic reduction using Walsh function harmonic elimination method , 1997 .

[32]  P. D. Evans,et al.  Harmonic analysis of SVM and experimental verification in a general purpose induction motor test rig , 1994 .