Research on Formal Modeling and Verification of on-board ATP System
暂无分享,去创建一个
[1] Chun-Hsian Huang,et al. Model-Based Verification and Estimation Framework for Dynamically Partially Reconfigurable Systems , 2011, IEEE Transactions on Industrial Informatics.
[2] Debashis Sahoo,et al. On partitioning and symbolic model checking , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Parosh Aziz Abdulla,et al. Designing Safe, Reliable Systems Using Scade , 2004, ISoLA.
[4] Francesco Sorrentino,et al. A NuSMV Extension for Graded-CTL Model Checking , 2010, CAV.
[5] Sergio Nocco,et al. A Novel SAT-Based Approach to the Task Graph Cost-Optimal Scheduling Problem , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Armin Biere,et al. Symbolic Model Checking without BDDs , 1999, TACAS.
[7] Chao Wang,et al. Learning from BDDs in SAT-based bounded model checking , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[8] Kenneth L. McMillan,et al. Symbolic model checking: an approach to the state explosion problem , 1992 .
[9] Stephan Merz,et al. Model Checking , 2000 .