A 0.6V 6.4fJ/conversion-step 10-bit 150MS/s subranging SAR ADC in 40nm CMOS
暂无分享,去创建一个
[1] F. Kuttner,et al. A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13μm CMOS , 2002 .
[2] Soon-Jyh Chang,et al. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.
[3] Hsin-Shu Chen,et al. A 6-bit 1-GS/s Two-Step SAR ADC in 40-nm CMOS , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.
[4] Chung-Ming Huang,et al. A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[5] Jae-Yoon Sim,et al. A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface , 2011, IEEE Journal of Solid-State Circuits.
[6] Soon-Jyh Chang,et al. A 10b 200MS/s 0.82mW SAR ADC in 40nm CMOS , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).
[7] Soon-Jyh Chang,et al. A 10-bit 50-MS/s SAR ADC with techniques for relaxing the requirement on driving capability of reference voltage buffers , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).
[8] F. Kuttner. A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13/spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[9] Hsin-Shu Chen,et al. 11.2 A 0.85fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).