Design of soft-output Viterbi decoders with hybrid trace-back processing

This paper presents a novel VLSI architecture for soft output Viterbi algorithm (SOVA) based on hybrid track-back of transverse paths. In order to achieve very high speed of decoding, majority of SOVA designs in the past use simple register-exchange method that nevertheless suffers from both complex routing and high switching activities. In this paper, a hybrid approach that combines both the trace-back and register exchange schemes has been applied to the design of SOVA. The resulted architecture not only exhibits better regularity due to less routing, but it can also lead to lower power consumption because of reduced switching activities.

[1]  Mircea R. Stan,et al.  A 2.5 Mb/s, 23 mW SOVA traceback chip for turbo decoding applications , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[2]  Joachim Hagenauer,et al.  A Viterbi algorithm with soft-decision outputs and its applications , 1989, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond.

[3]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[4]  O. J. Joeressen,et al.  A 40 Mbit/s soft output Viterbi decoding ASIC , 1994, 1994 IEEE GLOBECOM. Communications: The Global Bridge.

[5]  Claude Berrou,et al.  An IC for turbo-codes encoding and decoding , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[6]  Heinrich Meyr,et al.  A 40 Mb/s soft-output Viterbi decoder , 1995 .

[7]  Van Nostrand,et al.  Error Bounds for Convolutional Codes and an Asymptotically Optimum Decoding Algorithm , 1967 .

[8]  Payam Pakzad,et al.  VLSI architectures for iterative decoders in magnetic recording channels , 2001 .

[9]  Emmanuel Boutillon,et al.  High speed low power architecture for memory management in a Viterbi decoder , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[10]  H. Meyr,et al.  Soft-output Viterbi decoding: VLSI implementation issues , 1993, IEEE 43rd Vehicular Technology Conference.

[11]  Claude Berrou,et al.  A low complexity soft-output Viterbi decoder architecture , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.