Wideband SAW-Less Receiver Front-End With Harmonic Rejection Mixer in 65-nm CMOS

A wideband direct-conversion receiver front-end featuring a new harmonic rejection technique is demonstrated in 65-nm CMOS. The circuit consists of a two-stage low-noise amplifier, the first stage with capacitive feedback, a harmonic rejection mixer using 25% and 50% duty cycle local oscillator signals, and a third-order channel-select filter with configurable bandwidth. The receiver front-end is intended for surface-acoustic-wave-less cellular applications, and its performance was measured at 900- and 1800-MHz bands. The average harmonic rejection over GSM and LTE channel bandwidths is between 60 and 70 dB. Peak harmonic rejection exceeds 80 dB. The noise figures (NFs) are 3.3 and 3.9 dB for the complete receiver front-end in low band and high band, respectively, with an S11 below -15 dB from 500 MHz to 2.5 GHz. The 1-dB received signal compression points with a blocker present at 20/80 MHz offset for low/high band are 0 and +2 dBm, respectively. The NF with 0-dBm blocker is 13 dB. For low band, the in-band IIP3 and IIP2 are -14.8 and > 49 dBm, respectively, and, for high band, -18.2 and > 44 dBm. The circuit worst case consumes 80 mW of power.

[1]  Bang-Sup Song,et al.  A 48–860 MHz CMOS Low-IF Direct-Conversion DTV Tuner , 2008, IEEE Journal of Solid-State Circuits.

[2]  Behzad Razavi,et al.  Cognitive Radio Design Challenges and Techniques , 2010, IEEE Journal of Solid-State Circuits.

[3]  Eric A. M. Klumperink,et al.  A 400-to-900 MHz receiver with dual-domain harmonic rejection exploiting adaptive interference cancellation , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Takafumi Yamaji,et al.  Harmonic Signal Rejection Schemes of Polyphase Downconverters , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Stefan Back Andersson,et al.  Wideband Reconfigurable Capacitive shunt-feedback LNA in 65nm CMOS , 2012, NORCHIP 2012.

[6]  Pietro Andreani,et al.  A 9-band WCDMA/EDGE transceiver supporting HSPA evolution , 2011, 2011 IEEE International Solid-State Circuits Conference.

[7]  Elias Dagher,et al.  Single-chip multiband WCDMA/HSDPA/HSUPA/EGPRS transceiver with diversity receiver and 3G DigRF interface without SAW filters in transmitter / 3G receiver paths , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  Hsiang-Hui Chang,et al.  A SAW-Less GSM/GPRS/EDGE Receiver Embedded in 65-nm SoC , 2011, IEEE Journal of Solid-State Circuits.

[9]  Minjae Lee,et al.  An 800-MHz–6-GHz Software-Defined Wireless Receiver in 90-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.

[10]  Ahmad Mirzaei,et al.  A 65 nm CMOS Quad-Band SAW-Less Receiver SoC for GSM/GPRS/EDGE , 2011, IEEE Journal of Solid-State Circuits.

[11]  Eric A. M. Klumperink,et al.  A Discrete-Time Mixing Receiver Architecture with Wideband Harmonic Rejection , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[12]  Linus Maurer,et al.  Comparison of 24 GHz receiver front-ends using active and passive mixers in CMOS , 2009, IET Circuits Devices Syst..

[13]  N. A. Moseley,et al.  Digitally Enhanced Software-Defined Radio Receiver Robust to Out-of-Band Interference , 2009, IEEE Journal of Solid-State Circuits.

[14]  Bram Nauta,et al.  A Software-Defined Radio Receiver in 65nm CMOS Robust to Out-of-Band Interference , 2009 .