An advanced design method integrating different design approaches is proposed which can attain an optimized chip design within an acceptable turnaround time (TAT). Logic VLSI networks can be generally partitioned into data path logic, control logic, and on-chip memories. The data path logic is primarily realized by using repeatable structured general purpose function blocks, while the control logic is designed using standard cells or programmable logic arrays (PLA's). A cell library and powerful CAD programs are utilized to shorten the TAT. A CMOS 16-bit micro-computer is designed with this approach and compared with a fully automated standard cell chip. A gate density improvement of 30 percent is observed. A design effort of only 20 man-months is achieved.
[1]
James R. Tobias.
Tutorial Series 11 LSI/VLSI Building Blocks
,
1981,
Computer.
[2]
Sung Mo Kang,et al.
Gate Matrix Layout of Random Control Logic in a 32-bit CMOS CPU Chip Adaptable to Evolving Logic Design
,
1983,
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3]
Mitsuyoshi Nagatani,et al.
Hierarchical Top-Down Layout Design Method for VLSI Chip
,
1982,
DAC 1982.
[4]
M. Bauge,et al.
A highly automated semi-custom approach for VLSI
,
1982,
IEEE Journal of Solid-State Circuits.
[5]
Kenji Ueda,et al.
Algorithm for VLSI chip floor plan
,
1983
.