Analyses of Static and Dynamic Random Offset Voltages in Dynamic Comparators

When mismatches are present in a dynamic comparator, due to internal positive feedback and transient response, it is always challenging to analytically predict the input-referred random offset voltages since the operating points of transistors are time varying. In this paper, a novel balanced method is proposed to facilitate the evaluation of operating points of transistors in a dynamic comparator. Thus, it becomes possible to obtain an explicit expression for offset voltage in dynamic comparators. We include two types of mismatches in the model: 1) static offset voltages from the mismatch in muCox and threshold voltage Vth and 2) dynamic offset voltage due to the mismatch in the parasitic capacitances. From the analytical models, designers can obtain an intuition about the main contributors to offset and also fully explore the tradeoffs in dynamic comparator design, such as offset voltage, area and speed. To validate the balanced method, two topologies of dynamic comparator implemented in 0.25-mum and 40-nm CMOS technology are applied as examples. Input-referred offset voltages are first derived analytically based on SPICE Level 1 model, whose values are compared with more accurate Monte Carlo transient simulations using a sophisticated BSIM3 model. A good agreement between those two verifies the effectiveness of the balanced method. To illustrate its potential, the explicit expressions of offset voltage were applied to guide the optimization of ldquoLewis-Grayrdquo structure. Compared to the original design, the input offset voltage was easily reduced by 41% after the optimization while maintaining the same silicon area.

[1]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[2]  Pamela Abshire,et al.  A 1.2-GHz comparator with adaptable offset in 0.35-μm CMOS , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Kari Halonen,et al.  CMOS dynamic comparators for pipeline A/D converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[4]  Degang Chen,et al.  A New High Precision Low Offset Dynamic Comparator for High Resolution High Speed ADCs , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[5]  J. Doernberg,et al.  A 10-bit 5-Msample/s CMOS two-step flash ADC , 1989 .

[6]  Michiel Steyaert,et al.  Speed-power-accuracy tradeoff in high-speed CMOS ADCs , 2002 .

[7]  G. A. Al-Rawi.  A new offset measurement and cancellation technique for dynamic latches , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[8]  Yu Lin,et al.  Yield enhancement with optimal area allocation for ratio-critical analog circuits , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Behzad Razavi,et al.  Design techniques for high-speed, high-resolution comparators , 1992 .

[10]  Yuhua Cheng,et al.  MOSFET Modeling and Bsim3 User's Guide , 1999 .

[11]  P. Hurst,et al.  A digital background calibration technique for time-interleaved analog-to-digital converters , 1998, IEEE J. Solid State Circuits.

[12]  Pierluigi Nuzzo,et al.  Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[14]  Boris Murmann,et al.  An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Kari Halonen,et al.  A mismatch insensitive CMOS dynamic comparator for pipeline A/D converters , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[16]  Degang Chen,et al.  A simple and accurate method to predict offset voltage in dynamic comparators , 2008, 2008 IEEE International Symposium on Circuits and Systems.