论文信息 - 3-D modeling of fringing gate capacitance in gate-all-around cylindrical silicon nanowire MOSFETs

3-D modeling of fringing gate capacitance in gate-all-around cylindrical silicon nanowire MOSFETs

In this paper, an analytical model for fringing gate capacitance in gate-all-around cylindrical silicon nanowire MOSFETs (SNWTs) is proposed. The fringing gate capacitances of the SNWT are divided into three parts: sidewall capacitance Cside; parallel capacitance Cgsd; perpendicular capacitance Cgex. Each capacitance is calculated using the following methods: conformal mapping, integral and non-dimensionalization. The proposed model is verified with a three-dimensional field solver, Raphael. Based on the proposed model, the fringing capacitance can be easily predicted in the vertically and horizontally stacked multi-wire SNWTs.

SoYoung Kim | TaeYoon An | Soyoung Kim

[1] J. Anderson,et al. Fundamentals of Aerodynamics , 1984 .

[2] Markus Zahn,et al. Electromagnetic Field Theory: A Problem Solving Approach , 2003 .

[3] B. Ryu,et al. High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[4] B.C. Paul,et al. Modeling and optimization of fringe capacitance of nanoscale DGMOS devices , 2005, IEEE Transactions on Electron Devices.

[5] Kaushik Roy,et al. An Analytical Fringe Capacitance Model for Interconnects Using Conformal Mapping , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6] Andrew B. Kahng,et al. A power-constrained MPU roadmap for the International Technology Roadmap for Semiconductors (ITRS) , 2009, 2009 International SoC Design Conference (ISOCC).

[7] H. Wong,et al. Parasitic Capacitances: Analytical Models and Impact on Circuit-Level Performance , 2011, IEEE Transactions on Electron Devices.

[8] Ru Huang,et al. Predictive 3-D Modeling of Parasitic Gate Capacitance in Gate-all-Around Cylindrical Silicon Nanowire MOSFETs , 2011, IEEE Transactions on Electron Devices.

[9] Ru Huang,et al. Corrections to “Predictive 3-D Modeling of Parasitic Gate Capacitance in Gate-all-Around Cylindrical Silicon Nanowire MOSFETs” [Oct 11 3379-3387] , 2012 .