Removal of redundancy in combinational circuits under classification of undetectable faults

This paper proposes a method for efficiently removing redundant elements using properties of undetectable faults obtained by test pattern generation. Lines of redundant elements have undetectable single stuck-at faults. We classify undetectable faults into three categories according to the test pattern generation process, and then assume that some redundant elements can be removed concurrently. Our method produces a nonredundant circuit efficiently by using these properties and generates test patterns with high fault coverage. Some experimental results for ISCAS '85 benchmark circuits are also shown.

[1]  Yahiko Kambayashi,et al.  The Transduction Method-Design of Logic Networks Based on Permissible Functions , 1989, IEEE Trans. Computers.

[2]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Peter Muth,et al.  A Nine-Valued Circuit Model for Test Generation , 1976, IEEE Transactions on Computers.