Three-Dimensional Modelling to Study the Effect of Die-Stacking Shape on Mould Filling During Encapsulation of Microelectronic Chips

Multistacked-chip scale package (S-CSP) is a new technology that provides high density electronic package. A fully 3-D numerical model is developed to simulate mould filling behavior in the epoxy moulding compound (EMC) encapsulation of multi-S-CSP. Four different shapes of chip arrangement namely uniform, rotated, z-staggered-Type A and z-staggered-Type B, have been tested. The EMC is treated as a generalized Newtonian fluid (GNF). The developed methodology combines the Kawamura and Kuwahara technique-based finite difference method (FDM) and the robustness of volume-tracking (VOF) method to solve the two-phase flow field around the complex arrangement of microchips in a cavity. The Castro-Macosko rheology model with Arrhenius temperature dependence is adopted in the viscosity model. Short-shot experiments are conducted to investigate the filling patterns at several time intervals. The results show that the rotated shape die-arrangement gives minimum filling time and better mould filling yield. The close agreement between the experimental and simulation results illustrates the applicability of the proposed numerical model.

[1]  Luu Nguyen,et al.  Flow modeling and visualization of the transfer molding of plastic ball grid array packages , 1999, 1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).

[2]  S.A. Bidstrup-Allen,et al.  Rheokinetics models for epoxy molding compounds used in IC encapsulation , 1997, Proceedings. The First IEEE International Symposium on Polymeric Electronics Packaging, PEP '97 (Cat. No.97TH8268).

[3]  Tetuya Kawamura,et al.  Computation of high Reynolds number flow around a circular cylinder with surface roughness , 1984 .

[4]  Yuji Yano,et al.  Triple-chip stacked CSP , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[5]  Relation between inner voids of plastic IC packages and non-Newtonian flow characteristics of resin encapsulant , 1990, 40th Conference Proceedings on Electronic Components and Technology.

[6]  Rao Tummala,et al.  Fundamentals of Microsystems Packaging , 2001 .

[7]  Choonheung Lee,et al.  Rheological characterization and full 3D mold flow simulation in multi-die stack CSP of chip array packaging , 2006, 56th Electronic Components and Technology Conference 2006.

[8]  T. D. Her,et al.  The application of mold flow simulation in electronic package , 2000, International Symposium on Electronic Materials and Packaging (EMAP2000) (Cat. No.00EX458).

[9]  M.Z. Abdullah,et al.  Study of Flow Visualization in Stacked-Chip Scale Packages (S-CSP) , 2006, 2006 IEEE International Conference on Semiconductor Electronics.

[10]  F. Su,et al.  Three-dimensional modeling of mold filling in microelectronics encapsulation process , 2004, IEEE Transactions on Components and Packaging Technologies.

[11]  Sheng-Jye Hwang,et al.  Three-Dimensional Paddle Shift Modeling for IC Packaging , 2005 .

[12]  Dereje Agonafer,et al.  Thermo-Mechanical Challenges in Stacked Packaging , 2008 .

[13]  S. A. Bidstrup-Allen,et al.  Computational Modeling and Validation of the Encapsulation of Plastic Packages by Transfer Molding , 2000 .

[14]  J. Demmin,et al.  Stacked chip scale packages: manufacturing issues, reliability results, and cost analysis , 2003, IEEE/CPMT/SEMI 28th International Electronics Manufacturing Technology Symposium, 2003. IEMT 2003..

[15]  Ghulam Abdul Quadir,et al.  Numerical simulation of underfill encapsulation process based on characteritsic split method , 2006 .

[16]  Joel H. Ferziger,et al.  Introduction to Theoretical and Computational Fluid Dynamics , 1996 .

[17]  T. Asano,et al.  Flow analysis of semiconductor encapsulating material , 1994, 1994 Proceedings. 44th Electronic Components and Technology Conference.

[18]  Ruihua Han,et al.  Three-dimensional simulation of reactive polymeric flow during microchip encapsulation , 2002 .

[19]  K. K. Wang,et al.  Integrated Flow Analysis During Filling and Post-Filling Stage of Semiconductor Encapsulation , 2000 .

[20]  Mahesh Gupta,et al.  Three‐dimensional simulation of microchip encapsulation process , 2000 .