Modelling interconnects with surface roughness
暂无分享,去创建一个
[1] Yiping Zhao,et al. Thickness dependent electrical resistivity of ultrathin (<40 nm) Cu films , 2001 .
[2] Jan M. Rabaey,et al. Limitations and challenges of computer-aided design technology for CMOS VLSI , 2001, Proc. IEEE.
[3] Yong-Kweon Kim,et al. Effect of mechanical process parameters on chemical mechanical polishing of al thin films , 2003 .
[4] Eugene A. Irene,et al. Area evaluation of microscopically rough surfaces , 1999 .
[5] João Paulo Teixeira,et al. Realistic fault extraction for high-quality design and test of VLSI systems , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.
[6] Jiunn-Jong Wu,et al. Characterization of fractal surfaces , 2000 .
[7] Chi-Yuan Lo,et al. Parasitic extraction: current state of the art and future trends , 2001 .
[8] Woojin Jin,et al. Fast and accurate quasi-three-dimensional capacitance determination of multilayer VLSI interconnects , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[9] M. Basel,et al. Accurate parasitic resistance extraction for interconnection analysis , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.
[10] Ronald A. Rohrer,et al. Boundary element method macromodels for 2-D hierachical capacitance extraction , 1998, DAC.
[11] F. Caignet,et al. The challenge of signal integrity in deep-submicrometer CMOS technology , 2001, Proc. IEEE.
[12] Y. Namba,et al. Resistivity and Temperature Coefficient of Thin Metal Films with Rough Surface , 1970 .