Opportunities brought by sequential 3D CoolCube™ integration

3D VLSI with a CoolCube™ monolithic integration flow allows vertically stacking several layers of devices with a unique connecting via density above tens of million/mm2. This results in increased devices density and gains in power and performance thanks to wire-length reduction without the extra cost associated to transistor scaling. In addition to power saving, this true 3D integration opens perspectives in terms of heterogeneous integration. We will review the opportunities brought by CoolCube™ and will present the most advanced technological demonstration of 3D CMOS over CMOS CoolCube™ integration.

[1]  Geoffrey Yeap,et al.  Smart mobile SoCs driving the semiconductor industry: Technology trend, challenges and opportunities , 2013, 2013 IEEE International Electron Devices Meeting.

[2]  Gerald Cibrario,et al.  A comprehensive study of Monolithic 3D cell on cell design using commercial 2D tool , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  P. Batude,et al.  Setting up 3D sequential integration for back-illuminated CMOS image sensors with highly miniaturized pixels with low temperature fully depleted SOI transistors , 2008, 2008 IEEE International Electron Devices Meeting.

[4]  Sung Kyu Lim,et al.  Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Thomas Ernst,et al.  3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function With CMOS , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[6]  F. Clermidy,et al.  3D sequential integration opportunities and technology optimization , 2014, IEEE International Interconnect Technology Conference.

[7]  X. Garros,et al.  GeOI and SOI 3D monolithic cell integrations for high density applications , 2006, 2009 Symposium on VLSI Technology.

[8]  T. Irisawa,et al.  Demonstration of ultimate CMOS based on 3D stacked InGaAs-OI/SGOI wire channel MOSFETs with independent back gate , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[9]  Gerald Cibrario,et al.  3D FPGA using high-density interconnect Monolithic Integration , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[10]  O. Faynot,et al.  First demonstration of a CMOS over CMOS 3D VLSI CoolCube™ integration on 300mm wafers , 2016, 2016 IEEE Symposium on VLSI Technology.

[11]  O. Rozeau,et al.  High performance low temperature activated devices and optimization guidelines for 3D VLSI integration of FD, TriGate, FinFET on insulator , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[12]  Olivier Billoint,et al.  (Invited) Direct Bonding: A Key Enabler for 3D Monolithic Integration , 2014 .

[13]  J. Mazurier,et al.  High performance CMOS FDSOI devices activated at low temperature , 2016, 2016 IEEE Symposium on VLSI Technology.