Design High-Performance and Low-Power Adder Cores with Full-Swing Nodes for Embedded Systems

Four novel low-power full adder cores with all full voltage-swing nodes are proposed to implement the ten adder modules for high-performance and low-power embedded structure. The main design objectives for these adder modules are providing not only low power dissipation and high operation speed but also full-voltage swing and the driving capability. The simulation results show that our proposed adder module M10 is superior to previous designs in transistor count with only 17 transistors per bit and consumes 51.99% to 62.99% less power than three previous designs, while it is 63.88% to 105.55% faster. Experimental results confirm the proposed adder cores are valid and effective.

[1]  Haomin Wu,et al.  A new design of the CMOS full adder , 1992 .

[2]  Lizy Kurian John,et al.  A novel low power energy recovery full adder cell , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[3]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Magdy A. Bayoumi,et al.  A low power 10-transistor full adder cell for embedded architectures , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[5]  D. Radhakrishnan,et al.  Low-voltage low-power CMOS full adder , 2001 .

[6]  Yingtao Jiang,et al.  Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates , 2002 .

[7]  Yin-Tsung Hwang,et al.  A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Ming-Chien Tsai,et al.  High-Performance Low-Power Full-Swing Full Adder Cores with Output Driving Capability , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[9]  M. Bayoumi,et al.  On the design of low-energy hybrid CMOS 1-bit full adder cells , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[10]  Magdy Bayoumi,et al.  A novel high-performance CMOS 1-bit full-adder cell , 2000 .

[11]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .