Chip-package co-simulation with multiscale structures