Thermal placement for high-performance multichip modules

A placement scheme that considers both electrical performance requirements and thermal behavior for the high-performance multichip modules is described in this paper. Practical thermal models are used for placement of high-speed chips in multichip module packages under two different cooling environments: conduction cooling and convection cooling. Placement methods are modified to optimize conventional electrical performance and chip junction temperatures.

[1]  S. Sommerfeldt,et al.  Thermal performance of an integral immersion cooled multichip module package , 1993, [1993 Proceedings] Ninth Annual IEEE Semiconductor Thermal Measurement and Management Symposium.

[2]  Rao Tummala.  Multichip packaging-a tutorial , 1992 .

[3]  Martin D. F. Wong,et al.  Floorplanning for low power designs , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[4]  L. W. Schaper.  Design of multichip modules , 1992 .

[5]  C. J. M. Lasance,et al.  Accurate Temperature Prediction in Consumer Electronics: A Must but Still a Myth , 1994 .

[6]  A. K. Sood.  On the edge-thermal resistance (ICs) , 1993, IEEE Micro.

[7]  Paul D. Franzon,et al.  Multichip Module Technologies and Alternatives: The Basics , 1992, Springer US.

[8]  Michael Pecht,et al.  Component Placement for Reliability on Conductively Cooled Printed Wiring Boards , 1989 .

[9]  Gary F. Goth,et al.  Dual-tapered-piston (DTP) module cooling for IBM Enterprise System/9000 systems , 1992, IBM J. Res. Dev..

[10]  Andrzej Kos.  An approach to thermal placement in power electronics using neural networks , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[11]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[12]  Chen-Xiong Zhang.  Timing-, heat- and area-driven placement using self-organizing semantic maps , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[13]  Kai-Yuan Chao,et al.  Physical design of vlsi with electrical and power considerations , 1995 .

[14]  Michael G. Pecht,et al.  Placement for reliability and routability of convectively cooled PWBs , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  T. Sudo,et al.  Characterization of net configurations for multichip modules , 1994, Proceedings of IEEE Multi-Chip Module Conference (MCMC-94).

[16]  Kaveh Azar,et al.  THERMAL DESIGN CONSIDERATIONS FOR MULTICHIP MODULE APPLICATIONS , 1993 .