Balanced stochastic truncation of coupled 3D interconnect

Model order reduction techniques have been used extensively to reduce the complexity of extracted interconnect circuits and to expedite fast and accurate circuit simulation. In this paper, we introduce a balanced stochastic truncation in model order reduction of a coupled 3D interconnect to provide uniform approximation of the frequency response of the original system over the whole frequency domain. As the experimental results indicate, the proposed approach can significantly reduce the complexity of interconnect, while retaining high accuracy in comparison to the original model.

[1]  Ngai Wong,et al.  Fast Positive-Real Balanced Truncation Via Quadratic Alternating Direction Implicit Iteration , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  E. Friedman,et al.  Closed-Form Expressions of 3-D Via Resistance, Inductance, and Capacitance , 2009, IEEE Transactions on Electron Devices.

[3]  M. Berkelaar,et al.  Balanced Truncation of a stable non-minimal deep-submicron CMOS interconnect , 2011, 2011 IEEE International Conference on IC Design & Technology.

[4]  P. Soussan,et al.  Comprehensive analysis of the impact of single and arrays of through silicon vias induced stress on high-k / metal gate CMOS performance , 2010, 2010 International Electron Devices Meeting.

[5]  M. Safonov,et al.  A Schur method for balanced-truncation model reduction , 1989 .

[6]  R. S. Jagtap,et al.  A Methodology for Early Exploration of TSV Interconnects in 3D Stacked ICs , 2011 .

[7]  Jacob K. White,et al.  Efficient model reduction of interconnect via approximate system gramians , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[8]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[9]  Arvind Kumar,et al.  Three-dimensional integrated circuits , 2006, IBM J. Res. Dev..

[10]  B. Moore.  Principal component analysis in linear systems: Controllability, observability, and model reduction , 1981 .

[11]  Andreas C. Cangellaris,et al.  Progress in the methodologies for the electrical modeling of interconnects and electronic packages , 2001, Proc. IEEE.

[12]  Luís Miguel Silveira,et al.  Guaranteed passive balancing transformations for model order reduction , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Michael Green,et al.  Balanced stochastic realizations , 1988 .

[15]  Timo Reis,et al.  PABTEC: Passivity-Preserving Balanced Truncation for Electrical Circuits , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Thilo Penzl,et al.  A Cyclic Low-Rank Smith Method for Large Sparse Lyapunov Equations , 1998, SIAM J. Sci. Comput..

[17]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[18]  Roland W. Freund,et al.  Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.