论文信息 - High Gain and Wide Range Time Amplifier Using Inverter Delay Chain in SR Latches

High Gain and Wide Range Time Amplifier Using Inverter Delay Chain in SR Latches

This paper presents a time amplifier design that improves time resolution using an inverter chain delay in SR latches. Compared with the conventional design, the proposed time amplifier has better characteristics such as higher gain, wide range, and small die size. It is implemented using 0.13µm standard CMOS technology and the experimental results agree well with the theory.

Sungho Lee | Sangwook Nam | Jaejun Lee | Yonghoon Song

[1] A.A. Abidi,et al. A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[2] D. J. Kinniment,et al. Time difference amplifier , 2002 .

[3] J. M. Rochelle,et al. A custom mixed signal CMOS integrated circuit for high performance PET tomograph front-end applications , 2002, 2002 IEEE Nuclear Science Symposium Conference Record.

[4] K. Nose,et al. A 1-ps Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling , 2006, IEEE Journal of Solid-State Circuits.

[5] R. Staszewski,et al. 3 V 20 ps Time-to-Digital Converter for Frequency Synthesis in 90-nm CMOS , 2006 .

[6] K. Nose,et al. A 1ps-Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[7] A. Abidi,et al. A 9b, 1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue , 2007, 2007 IEEE Symposium on VLSI Circuits.