Accelerating the transient load response of an FPGA-counter-based SR forward converter

Accelerating the transient load response is proposed herein and applied to a field programmable gate arrays (FPGA)-counter-based forward converter with synchronous rectification (SR). With only one comparator and without any analog-to-digital converter (ADC), the information on the feedback output voltage is entirely obtained according to a counter. Besides, the transient load response is improved significantly by using the proposed control strategy, especially from heavy load to light load. In this paper, the operation of such a control topology is illustrated, along with some experimental results to verily its effectiveness.

[1]  Aleksandar Prodic,et al.  Design and implementation of a digital PWM controller for a high-frequency switching DC-DC power converter , 2001, IECON'01. 27th Annual Conference of the IEEE Industrial Electronics Society (Cat. No.37243).

[2]  Y. T. Yau,et al.  Forward converters using a CPLD-based control technique to obtain a fast transient load response , 2003, The Fifth International Conference on Power Electronics and Drive Systems, 2003. PEDS 2003..

[3]  A.P. Chandrakasan,et al.  Ultra low power control circuits for PWM converters , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[4]  John Y. Hung,et al.  PID controller modifications to improve steady-state performance of digital controllers for buck and boost converters , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[5]  M. H. Pong,et al.  DSP controlled power converter , 1995, Proceedings of 1995 International Conference on Power Electronics and Drive Systems. PEDS 95.

[6]  Chi K. Tse,et al.  Design of DSP-based controller for switching power converters , 1996, Proceedings of Digital Processing Applications (TENCON '96).