A Methodology to Emulate Single Event Upsets in Flip-Flops Using FPGAs through Partial Reconfiguration and Instrumentation

This paper presents a methodology to emulate Single Event Upsets (SEUs) in Field Programmable Gate Array (FPGA) flip-flops (FFs). Since the content of a FF is not modifiable through the FPGA configuration memory bits, a dedicated design is required for fault injection in the FFs. The method proposed in this paper is a hybrid approach that combines FPGA partial reconfiguration and extra logic added to the circuit under test, without modifying its operation. This approach has been integrated into a fault-injection platform, named NESSY (Non intrusive ErrorS injection SYstem), developed by our research group. Finally, this paper includes results on a Virtex-5 FPGA demonstrating the validity of the method on the ITC'99 benchmark set and a Feed-Forward Equalization (FFE) filter. In comparison with other approaches in the literature, this methodology reduces the resource consumption introduced to carry out the fault injection in FFs, at the cost of adding very little time overhead ( 1.6 μs per fault).

[1]  R. Leveugle,et al.  Using run-time reconfiguration for fault injection applications , 2001, IMTC 2001. Proceedings of the 18th IEEE Instrumentation and Measurement Technology Conference. Rediscovering Measurement in the Age of Informatics (Cat. No.01CH 37188).

[2]  Antonio Torralba,et al.  Microprocessor and FPGA interfaces for in-system co-debugging in field programmable hybrid systems , 2005, Microprocess. Microsystems.

[3]  M. A. Aguirre,et al.  T eva FT-UNSHADES 2 : A Platform for early luation of ASIC and FPGA dependability using partial reconfiguration , 2012 .

[4]  T. L. Criswell,et al.  Single Event Upset Testing with Relativistic Heavy Ions , 1984, IEEE Transactions on Nuclear Science.

[5]  W. H. Robinson,et al.  Fault Simulation and Emulation Tools to Augment Radiation-Hardness Assurance Testing , 2013, IEEE Transactions on Nuclear Science.

[6]  Prabhakar Kudva,et al.  Soft-error resilience of the IBM POWER6 processor input/output subsystem , 2008, IBM J. Res. Dev..

[7]  Régis Leveugle,et al.  Dependability analysis: a new application for run-time reconfiguration , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[8]  Adrian Evans,et al.  Comprehensive analysis of alpha and neutron particle-induced soft errors in an embedded processor at nanoscales , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  Alan Wood,et al.  The impact of new technology on soft error rates , 2011, 2011 International Reliability Physics Symposium.

[10]  M. Caffrey,et al.  Correcting single-event upsets through virtex partial configuration , 2000 .

[11]  L. Wissel,et al.  Alpha-Particle, Carbon-Ion and Proton- Induced Flip-Flop Single-Event-Upsets in 65 nm Bulk Technology , 2008, IEEE Transactions on Nuclear Science.

[12]  M. Wirthlin,et al.  SEU-induced persistent error propagation in FPGAs , 2005, IEEE Transactions on Nuclear Science.

[13]  Eric McDonald.  Runtime FPGA Partial Reconfiguration , 2008, 2008 IEEE Aerospace Conference.

[14]  J.M. Mogollon,et al.  FTUNSHADES2: A novel platform for early evaluation of robustness against SEE , 2011, 2011 12th European Conference on Radiation and Its Effects on Components and Systems.

[15]  C. Lopez-Ongil,et al.  Autonomous Fault Emulation: A New FPGA-Based Acceleration System for Hardness Evaluation , 2007, IEEE Transactions on Nuclear Science.

[16]  N. Seifert,et al.  Comparison of alpha-particle and neutron-induced combinational and sequential logic error rates at the 32nm technology node , 2009, 2009 IEEE International Reliability Physics Symposium.

[17]  B. L. Bhuva,et al.  Comparison of Combinational and Sequential Error Rates for a Deep Submicron Process , 2011, IEEE Transactions on Nuclear Science.

[18]  David de Andrés,et al.  Fault Emulation for Dependability Evaluation of VLSI Systems , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Seyed Ghassem Miremadi,et al.  A fast, flexible, and easy-to-develop FPGA-based fault injection technique , 2014, Microelectron. Reliab..

[20]  L. Sterpone,et al.  A New Partial Reconfiguration-Based Fault-Injection System to Evaluate SEU Effects in SRAM-Based FPGAs , 2007, IEEE Transactions on Nuclear Science.

[21]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[22]  Raoul Velazco,et al.  An Automated SEU Fault-Injection Method and Tool for HDL-Based Designs , 2013, IEEE Transactions on Nuclear Science.

[23]  E. Ibe,et al.  Impact of Scaling on Neutron-Induced Soft Error in SRAMs From a 250 nm to a 22 nm Design Rule , 2010, IEEE Transactions on Electron Devices.

[24]  Régis Leveugle,et al.  Statistical fault injection: Quantified error and confidence , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[25]  J.N. Tombs,et al.  Selective Protection Analysis Using a SEU Emulator: Testing Protocol and Case Study Over the Leon2 Processor , 2007, IEEE Transactions on Nuclear Science.

[26]  Giovanni Squillero,et al.  An industrial environment for high-level fault-tolerant structures insertion and validation , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[27]  R. Velazco,et al.  Combining Results of Accelerated Radiation Tests and Fault Injections to Predict the Error Rate of an Application Implemented in SRAM-Based FPGAs , 2010, IEEE Transactions on Nuclear Science.