Closed-loop spurious tone reduction for self-healing frequency synthesizers

On-chip spurious tone detection and correction in an 8–12 GHz CMOS synthesizer is used to automatically reduce spurious output tones at different offset frequencies by up to 20dB. Using synchronous detection, sensitivity is limited by detection time only. The presented methods are generally applicable to frequency synthesizers and phased-locked loops in various applications.

[1]  Shen-Iuan Liu,et al.  A Digital Calibration Technique for Charge Pumps in Phase-Locked Systems , 2008, IEEE Journal of Solid-State Circuits.

[2]  P. Larsson,et al.  A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability , 1999, IEEE J. Solid State Circuits.

[3]  Shen-Iuan Liu,et al.  A spur-reduction technique for a 5-GHz frequency synthesizer , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  K.J. Wang,et al.  Spurious Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4 GHz Fractional-N PLL , 2008, IEEE Journal of Solid-State Circuits.

[5]  Eric A. M. Klumperink,et al.  Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector , 2010, IEEE Journal of Solid-State Circuits.

[6]  Ian Galton,et al.  Spurious -Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.