An $H_{\infty}$ Approach for Robust Calibration of Cascaded Sigma–Delta Modulators
暂无分享,去创建一个
[1] Ian Galton,et al. Gain error correction technique for pipelined analogue-to-digital converters , 2000 .
[2] Stephen P. Boyd,et al. Linear Matrix Inequalities in Systems and Control Theory , 1994 .
[3] Y. Hung,et al. Robust mixed H/sub 2//H/sub /spl infin// filtering with regional pole assignment for uncertain discrete-time systems , 2002 .
[4] Y. S. Hung. Model-matching approach to H∞ filtering , 1993 .
[5] Gabor C. Temes,et al. Low-distortion delta-sigma topologies for MASH architectures , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[6] Mahbub Gani. Robust digital correction of analog errors in cascaded sigma delta converters , 2005 .
[7] K. S. Chao,et al. A fourth-order cascaded sigma-delta modulator with DAC error cancellation technique , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..
[8] Gildas Leger,et al. Cascade ΣΔ modulator with digital correction for finite amplifier gain effects , 2004 .
[9] C. Scherer,et al. Multiobjective output-feedback control via LMI optimization , 1997, IEEE Trans. Autom. Control..
[10] Hannu Tenhunen,et al. A modified cascaded sigma-delta modulator with improved linearity , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).
[11] Lihua Xie,et al. Envelope-Constrained FIR Filter Design , 2000 .
[12] Shouli Yan,et al. A digital background calibration method for mash /spl Sigma/-/spl Delta/ modulators by using coefficient estimation , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[13] Y. Hung,et al. H∞ optimal control. Part 1. Model matching , 1989 .
[14] G. Fischer,et al. Digital compensation of analog circuit imperfections in a 2-stage 6th order Σ–Δ modulator , 2000 .
[15] H. V. Sorensen,et al. An overview of sigma-delta converters , 1996, IEEE Signal Process. Mag..
[16] Gert Cauwenberghs,et al. Adaptive digital correction of analog errors in MASH ADCs. I. Off-line and blind on-line calibration , 2000 .
[17] David Zhang,et al. Improved robust H2 and Hinfinity filtering for uncertain discrete-time systems , 2004, Autom..
[18] C. Kok,et al. Linear phase filter bank design using LMI-based H∞ optimization , 2003, IEEE Trans. Circuits Syst. II Express Briefs.
[19] J. Geromel,et al. A new discrete-time robust stability condition , 1999 .
[20] Monica Finsrud,et al. Adaptive Correction of Errors in Residue Coupled MASH ΔΣ Modulators , 2003 .
[21] Kok Lay Teo,et al. Continuous-time envelope-constrained filter design via Laguerre filters and 𝒽∞ optimization methods , 1998, IEEE Trans. Signal Process..
[22] R. Schreier,et al. Delta-sigma data converters : theory, design, and simulation , 1997 .
[23] Bernhard E. Boser,et al. The design of sigma-delta modulation analog-to-digital converters , 1988 .
[24] Un-Ku Moon,et al. Adaptive digital correction of analog errors in MASH ADCs. II. Correction using test-signal injection , 2000 .
[25] Gabor C. Temes,et al. Oversampling delta-sigma data converters : theory, design, and simulation , 1992 .