Implementation of 4×4 Fast Vedic Multiplier using GDI Method

Multipliers are used in the building blocks of several processors. Conventional multiplication is time consuming and lengthy process; to overcome these drawbacks the circuit designers must develop speedy multipliers. Vedic multipliers can be utilized for high speed multiplication process. In Designing of CMOS circuits an issue of area is always there, to reduce this Gate Diffusion input (GDI) technique can be used. The GDI concept assist in reduction of Transistor Count (TC), due to this power dissipation is minimized. In this study the design of fast speed 4×4 Vedic Multiplier has been presented using GDI technique. The power dissipation of proposed multiplier is reduced as compared to conventional CMOS multiplier.

[1]  Keivan Navi,et al.  Novel Reversible Multiplier Circuit in Nanotechnology , 2008 .

[2]  Mohammad Mosleh,et al.  Effective Designs of Reversible Vedic Multiplier , 2019, International Journal of Theoretical Physics.

[3]  E Prabhu,et al.  A Delay Efficient Vedic Multiplier , 2019 .

[4]  M. Shoba,et al.  Energy and area efficient hierarchy multiplier architecture based on Vedic mathematics and GDI logic , 2017 .

[5]  P. A. Irfan Khan,et al.  Design of 2×2 vedic multiplier using GDI technique , 2017, 2017 International Conference on Energy, Communication, Data Analytics and Soft Computing (ICECDS).

[6]  V. Charishma,et al.  Design of High Speed Vedic Multiplier using Vedic Mathematics Techniques , 2012 .

[7]  Ankit Garg,et al.  Gate diffusion input based 4-bit Vedic multiplier design , 2018, IET Circuits Devices Syst..