Programmable Chips in Consumer Electronics and Telecommunications Architectures and Design Technology

[1]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[2]  Alfred V. Aho,et al.  Optimal code generation for expression trees , 1975, STOC.

[3]  S. J. McFarland,et al.  The value trace : a data base for automated digital design , 1978 .

[4]  Bruce D. Shriver,et al.  Local Microcode Compaction Techniques , 1980, CSUR.

[5]  Joseph A. Fisher,et al.  Trace Scheduling: A Technique for Global Microcode Compaction , 1981, IEEE Transactions on Computers.

[6]  Bruce D. Shriver,et al.  Some Experiments in Local Microcode Compaction for Horizontal Machines , 1981, IEEE Transactions on Computers.

[7]  Steven R. Vegdahl.  Phase coupling and constant generation in an optimizing microcode compiler , 1982, MICRO 15.

[8]  Charles N. Fischer,et al.  Retargetable Compiler Code Generation , 1982, CSUR.

[9]  Christopher W. Fraser,et al.  Code selection through object code optimization , 1984, TOPL.

[10]  Alfred V. Aho,et al.  Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.

[11]  John R. Ellis,et al.  Bulldog: A Compiler for VLIW Architectures , 1986 .

[12]  James F. Ready.  VRTX: A Real-Time Operating System for Embedded Microprocessor Applications , 1986, IEEE Micro.

[13]  Gerry Kane,et al.  MIPS RISC Architecture , 1987 .

[14]  Monica Lam.  Software pipelining: an effective scheduling technique for VLIW machines , 1988, ACM-SIGPLAN Symposium on Programming Language Design and Implementation.

[15]  Ken Rimey,et al.  A Compiler for Application-speciic Signal Processors , 1988 .

[16]  Peter Marwedel,et al.  Verification of Hardware Descriptions by Retargetable Code Generation , 1989, 26th ACM/IEEE Design Automation Conference.

[17]  Alfred V. Aho,et al.  Code generation using tree matching and dynamic programming , 1989, ACM Trans. Program. Lang. Syst..

[18]  Hugo De Man,et al.  Architecture-driven synthesis techniques for VLSI implementation of DSP algorithms , 1990, Proc. IEEE.

[19]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[20]  Emile H. L. Aarts,et al.  Architecture and programming of a VLIW style programmable video signal processor , 1991, MICRO 24.

[21]  Maria Freericks,et al.  The nml machine description formalism , 1991 .

[22]  Masaharu Imai,et al.  An integrated design environment for application specific integrated processor , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[23]  Alvin M. Despain,et al.  Viewing instruction set design as an optimization problem , 1991, MICRO 24.

[24]  Mark N. Wegman,et al.  Efficiently computing static single assignment form and the control dependence graph , 1991, TOPL.

[25]  Christopher W. Fraser,et al.  BURG: fast optimal instruction selection and tree parsing , 1992, SIGP.

[26]  Karl Hellwig,et al.  KISS-16V2: a one-chip ASIC DSP solution for GSM , 1992 .

[27]  R. Hartmann,et al.  Combined scheduling and data routing for programmable ASIC systems , 1992, [1992] Proceedings The European Conference on Design Automation.

[28]  J.T.J. van Eijndhoven,et al.  A data flow graph exchange standard , 1992, [1992] Proceedings The European Conference on Design Automation.

[29]  Hugo De Man,et al.  Integration of signal processing systems on heterogeneous IC architectures , 1992 .

[30]  Paul Pinella,et al.  Mentor Graphics Corp. , 1993 .

[31]  Masaharu Imai,et al.  An ASIP instruction set optimization algorithm with functional module sharing constraint , 1993, ICCAD.

[32]  Ing-Jer Huang,et al.  Generating instruction sets and microarchitectures from applications , 1994, ICCAD.

[33]  Alois Knoll,et al.  Global Code Selection of Directed Acyclic Graphs , 1994, CC.

[34]  Gert Goossens,et al.  Chess: retargetable code generation for embedded DSP processors , 1994, Code Generation for Embedded Processors.

[35]  Pierre G. Paulin,et al.  Flexware: A flexible firmware development environment for embedded systems , 1994, Code Generation for Embedded Processors.

[36]  G. Goossens,et al.  Design Of Heterogeneous Ics For Mobile And Personal Communication Systems , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[37]  T. C. May,et al.  Instruction-set matching and selection for DSP and ASIP code generation , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[38]  Paul Vanoostende,et al.  Retargetable code generation: key issues for successful introduction , 1994, Code Generation for Embedded Processors.

[39]  Power analysis of embedded software: a first step towards software power minimization , 1994, ICCAD '94.

[40]  Register assignment through resource classification for ASIP microcode generation , 1994, ICCAD.

[41]  Wayne Wolf,et al.  Hardware-software co-design of embedded systems , 1994, Proc. IEEE.

[42]  Francesco Curatelli,et al.  Software synthesis for real-time information processing systems , 1995, Code Generation for Embedded Processors.

[43]  Hugo De Man,et al.  Instruction set definition and instruction selection for ASIPs , 1994, Proceedings of 7th International Symposium on High-Level Synthesis.

[44]  Bernhard Wess.  Code generation based on trellis diagrams , 1994, Code Generation for Embedded Processors.

[45]  Hugo De Man,et al.  Data routing: a paradigm for efficient data-path synthesis and code generation , 1994, Proceedings of 7th International Symposium on High-Level Synthesis.

[46]  Gary William Grewal,et al.  An integrated approach to retargetable code generation , 1994, Proceedings of 7th International Symposium on High-Level Synthesis.

[47]  Mike Tien-Chien Lee,et al.  Power analysis and low-power scheduling techniques for embedded DSP software , 1995 .

[48]  Pierre G. Paulin,et al.  DSP design tool requirements for embedded systems: A telecommunications industrial perspective , 1995, J. VLSI Signal Process..

[49]  Markus Freericks,et al.  Describing instruction set processors using nML , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[50]  CatthoorFrancky,et al.  Integration of medium-throughput signal processing algorithms on flexible instruction-set architectures , 1995 .

[51]  Rajesh Gupta,et al.  Hardware/software co-design , 1996, Proc. IEEE.

[52]  Diederik Verkest,et al.  Co-Design of DSP Systems , 1996 .