In this paper we present an approach for designing an adaptive video compression system that allows regions of interest to be identified and the picture size and quality configured to optimize performance for a system computation and communication capabilities. We present an FPGA prototype of the complete system, as well as a prototyping environment that allows users to easily explore and evaluate design alternatives. Design exploration can be performed on the Motion JPEG coding standard, with an operation frequency of up to 52 MHZ, a frame rate of over 37 fps with a resolution of (720× 480) and a compression ratio of 47:1 for 0.51 bits per pixel.
[1]
C. R. Henson.
Conclusion
,
1969
.
[2]
Sergio Bampi,et al.
Integrated Digital Architecture for JPEG Image Compression
,
2001
.
[3]
Kyung-Hyun Kim,et al.
Pipelined Implementation of JPEG Baseline Encoder IP
,
2008,
J. Inform. and Commun. Convergence Engineering.
[4]
Yi Hu,et al.
Demonstrating Real-Time JPEG Image Compression-Decompression Using Standard Component IP Cores on a Programmable Logic Based Platform for DSP and Image Processing
,
2001,
FPL.
[5]
V. Groza,et al.
Hardware support of JPEG
,
2005,
Canadian Conference on Electrical and Computer Engineering, 2005..