A 0.11mm2 164dB-FOM 0.18μm CMOS pipelined ADC with novel passive amplification

A 25MS/s 70.1dB-SNDR 5.3mW 0.11mm2 pipelined ADC has been achieved by the low-cost 0.18μm CMOS. The proposed simple MDAC is implemented by only capacitors, switches, power supply voltage and source-follower buffer without requiring the dedicated voltage reference to attain the passive residue amplification. The prototype has achieved by far the smallest chip size and the excellent Schreier FOM of 164dB among 0.18μm CMOS pipelined ADCs without using low-VT MOS and aggressive MDAC scaling.

[1]  Kazuki Sobue,et al.  A 61.5dB SNDR pipelined ADC using simple highly-scalable ring amplifiers , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[2]  Koichi Hamashita,et al.  Adaptive cancellation of gain and nonlinearity errors in pipelined ADCs , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Kazuki Sobue,et al.  A 48 fJ/CS, 74 dB SNDR, 87 dB SFDR, 85 dB THD, 30 MS/s pipelined ADC using hybrid dynamic amplifier , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[4]  Un-Ku Moon,et al.  A 75.9dB-SNDR 2.96mW 29fJ/conv-step ringamp-only pipelined ADC , 2013, 2013 Symposium on VLSI Circuits.

[5]  Un-Ku Moon,et al.  A 1.4V signal swing hybrid CLS-opamp/ZCBC pipelined ADC using a 300mV output swing opamp , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  David A. Johns,et al.  A 50MS/s 9.9mW pipelined ADC with 58dB SNDR in 0.18µm CMOS using capacitive charge-pumps , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.