A "digital" 6-bit ADC in 0.25-μm CMOS

Traditionally, circuit designers have adopted analog techniques to overcome comparator offset in flash converters. These schemes usually have an adverse effect on area and power consumption, and more seriously do not scale easily to low voltage processes. We describe a digital technique, which removes the accuracy constraints from the comparators. With no analog matching requirement, the comparators can be small, fast and power efficient. A 6-bit prototype converter built in a standard 0.25~ digital CMOS process occupies 1.2mm2 and dissipates llOmW from a 2.2V supply at 300Ms/s.

[1]  S. Tsukamoto,et al.  A CMOS 6b 400 M sample/s ADC with error correction , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[2]  Y. Nejime,et al.  An 8-b ADC with over-Nyquist input at 300-Ms/s conversion rate , 1991 .

[3]  G. Geelen,et al.  A 6 b 1.1 GSample/s CMOS A/D converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[4]  A. Matsuzawa,et al.  A 6 b 800 MSample/s CMOS A/D converter , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[5]  Michel J. Declercq,et al.  A 640 mW high accuracy 8-bit 1 GHz flash ADC encoder , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[6]  Asad A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS , 2001 .

[7]  Eiki Imaizumi,et al.  Error suppressing encode logic of FCDL in a 6-b flash A/D converter , 1997 .

[8]  M. Wolfe,et al.  A dual-mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D converter in a 0.25-/spl mu/m digital CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[9]  I. Mehr,et al.  A 500 msample/s 6–bit Nyquist rate ADC for disk drive read channel applications , 1999, Proceedings of the 24th European Solid-State Circuits Conference.

[10]  M. Vertregt,et al.  A 25-Ms/s 8-bit CMOS A/D converter for embedded application , 1994 .

[11]  Y. Tamba,et al.  A CMOS 6 b 500 MSample/s ADC for a hard disk drive read channel , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[12]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[13]  F. O. Eynde,et al.  A high-speed CMOS comparator with 8-b resolution , 1992 .

[14]  I. Mehr,et al.  A 500 msample/s 6–bit Nyquist rate ADC for disk drive read channel applications , 1998 .

[15]  Shanthi Pavan,et al.  A Dual-Mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D Converter in a 0.25- m Digital CMOS Process , 2000 .