Advantages of metallic-amorphous-Silicon-gate FET's in GaAs LSI applications
暂无分享,去创建一个
M. Suzuki | M. Togashi | N. Kato | M. Hirayama | K. Murase | K. Murase | M. Suzuki | M. Hirayama | M. Togashi | N. Kato
[1] R. Zuleeg,et al. Femtojoule high speed planar GaAs E-JFET logic , 1978, IEEE Transactions on Electron Devices.
[2] Kimiyoshi Yamasaki,et al. N+ Self-Aligned MESFET for GaAs LSIs , 1983 .
[3] Y. Amemiya,et al. Barrier Heights of Junctions between Amorphous Si-Ge-B and Crystalline GaAs , 1985 .
[4] K. Murase,et al. Properties of multicomponent amorphous silicon forming a tetrahedrally-bonded continuous random network , 1983 .
[5] Y. Amemiya,et al. Amorphous Silicon-Germanium-Boron Alloy Applied to Low-Loss and High-Speed Diodes , 1982 .
[6] M. Ohmori. GaAs Digital Integrated Circuits , 1983 .
[7] T. Honda,et al. Improvement of field‐effect transistor threshold voltage uniformity by using very low dislocation density liquid encapsulated Czochralski‐grown GaAs , 1984 .
[8] R. C. Eden,et al. GaAs Digital Integrated Circuits for Ultra High Speed LSI/VLSI , 1980 .
[9] P. A. Totta,et al. SLT device metallurgy and its monolithic extension , 1969 .
[10] K. Murase,et al. Silicon-Germanium-Boron Ternary Amorphous Alloy , 1982 .
[11] Tomoko Mizutani,et al. Self-align implantation for n+-layer technology (SAINT) for high-speed GaAs ICs , 1982 .