Efficient architecture design for the AES-128 algorithm on embedded systems

Many applications make use of the edge devices in wireless sensor networks (WSNs), including video surveillance, traffic monitoring and enforcement, personal and health care, gaming, habitat monitoring, and industrial process control. However, these edge devices are resource-limited embedded systems that require a low-cost, low-power, and high-performance encryption/decryption solution to prevent attacks such as eavesdropping, message modification, and impersonation. This paper proposes a field-programmable gate array (FPGA) based design and implementation of the Advanced Encryption Standard (AES) algorithm for encryption and decryption using a parallel-pipeline architecture with a data forwarding mechanism that efficiently utilizes on-chip memory modules and massive parallel processing units to support a high throughput rate. Hardware designs that optimize the implementation of the AES algorithm are proposed to minimize resource allocation and maximize throughput. These designs are shown to outperform existing solutions in the literature. Additionally, a rapid prototype of a complete system-on-chip (SoC) solution that employs the proposed design on a configurable platform has been developed and proven to be suitable for real-time applications.

[1]  Peter Schwabe,et al.  All the AES You Need on Cortex-M3 and M4 , 2016, SAC.

[2]  Yong-Je Choi,et al.  Low Power Circuit Architecture of AES Crypto Module for Wireless Sensor Network , 2007 .

[3]  Zhenhao Li,et al.  High Performance Data Encryption with AES Implementation on FPGA , 2019, 2019 IEEE 5th Intl Conference on Big Data Security on Cloud (BigDataSecurity), IEEE Intl Conference on High Performance and Smart Computing, (HPSC) and IEEE Intl Conference on Intelligent Data and Security (IDS).

[4]  Florence March,et al.  2016 , 2016, Affair of the Heart.

[5]  Ashok M. Sapkal,et al.  An efficient AES implementation using FPGA with enhanced security features , 2020 .

[6]  Prashant Krishnamurthy,et al.  Analysis of energy consumption of RC4 and AES algorithms in wireless LANs , 2003, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489).

[7]  Hassan Mostafa,et al.  ASIC-oriented comparative review of hardware security algorithms for internet of things applications , 2016, 2016 28th International Conference on Microelectronics (ICM).

[8]  D. Puccinelli,et al.  Wireless sensor networks: applications and challenges of ubiquitous sensing , 2005, IEEE Circuits and Systems Magazine.

[9]  David R. Kaeli,et al.  Side-channel power analysis of a GPU AES implementation , 2015, 2015 33rd IEEE International Conference on Computer Design (ICCD).

[10]  Ian F. Akyildiz,et al.  Wireless Multimedia Sensor Networks: Applications and Testbeds , 2008, Proceedings of the IEEE.

[11]  Van-Phuc Hoang,et al.  An ASIC implementation of low area AES encryption core for wireless networks , 2015, 2015 International Conference on Communications, Management and Telecommunications (ComManTel).

[12]  Ian Grout,et al.  AES implementation on Xilinx FPGAs suitable for FPGA based WBSNs , 2015, 2015 9th International Conference on Sensing Technology (ICST).

[13]  Pritamkumar N. Khose,et al.  Implementation of AES algorithm on FPGA for low area consumption , 2015, 2015 International Conference on Pervasive Computing (ICPC).

[14]  Ronald Reagan,et al.  Executive Order 12356: National Security Information , 1982 .

[15]  Luigi Raffo,et al.  Adaptable AES implementation with power-gating support , 2016, Conf. Computing Frontiers.

[16]  Panu Hämäläinen,et al.  Review of Hardware Architectures for Advanced Encryption Standard Implementations Considering Wireless Sensor Networks , 2007, SAMOS.