Evaluating Neutron Induced SEE in SRAM-Based FPGA Protected by Hardware- and Software-Based Fault Tolerant Techniques

This paper presents an approach to detect SEEs in SRAM-based FPGAs by using software-based techniques combined with a nonintrusive hardware module. We implemented a MIPS-based soft-core processor in a Virtex5 FPGA and hardened it with software- and hardware-based fault tolerance techniques. First fault injection in the configuration memory bitstream was performed in order to verify the feasibility of the proposed approach, detection rates and diagnosis. Furthermore a neutron radiation experiment was performed at LANSCE. Results demonstrate the possibility of employing more flexible fault tolerant techniques to SRAM-based FPGAs with a high detection rate. Comparisons between bitstream fault injection and radiation test is also presented.

[1]  Jürgen Becker,et al.  Using dynamic partial reconfiguration to detect sees in microprocessors through non-intrusive hybrid technique , 2011, SBCCI '11.

[2]  Fabian Vargas,et al.  A new hybrid fault detection technique for systems-on-a-chip , 2006, IEEE Transactions on Computers.

[3]  Samuel Nascimento Pagliarini,et al.  Exploring the Limitations of Software-based Techniques in SEE Fault Coverage , 2011, J. Electron. Test..

[4]  Luigi Carro,et al.  Designing and testing fault-tolerant techniques for SRAM-based FPGAs , 2004, CF '04.

[5]  M. Namjoo,et al.  WATCHDOG PROCESSORS AND CAPABILITY CHECKING , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'..

[6]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[7]  Chen Wei Tseng,et al.  Correcting Single-Event Upsets in Virtex-II Platform FPGA Configuration Memory , 2007 .

[8]  Luigi Carro,et al.  Designing fault-tolerant techniques for SRAM-based FPGAs , 2004, IEEE Design & Test of Computers.

[9]  M. Caffrey,et al.  Correcting single-event upsets through virtex partial configuration , 2000 .

[10]  Gabriel L. Nazar,et al.  Fast single-FPGA fault injection platform , 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[11]  E. Normand.  Single-event effects in avionics , 1996 .

[12]  Luigi Carro,et al.  Injecting multiple upsets in a SEU tolerant 8051 micro-controller , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[13]  J. R. Azambuja,et al.  Analyzing the Effects of TID in an Embedded System Running in a Flash-Based FPGA , 2011, IEEE Transactions on Nuclear Science.

[14]  L. Sterpone,et al.  A New Partial Reconfiguration-Based Fault-Injection System to Evaluate SEU Effects in SRAM-Based FPGAs , 2007, IEEE Transactions on Nuclear Science.

[15]  Donatella Sciuto,et al.  A model of soft error effects in generic IP processors , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[16]  Jurgen Becker,et al.  HETA: Hybrid Error-Detection Technique Using Assertions , 2013, IEEE Transactions on Nuclear Science.