Linearity improvement of cascode low-noise amplifiers using double DS method with a tuned inductor

We propose a highly linear low-noise amplifier (LNA) using the double derivative superposition method with a tuned inductor. This topology has an auxiliary common gate stage of the cascode amplifier to cancel each third-order intermodulation distortion (IMD3) component and can provide a high third-order input intercept point (IIP3) for the 5.25 GHz frequency band. From the simulation results using the TSMC 0.18 μm RF CMOS process, the IIP3 in the proposed cascode LNAs can be improved by 9 dB, compared with the conventional derivative superposition method. The proposed LNA achieves an IIP3 of + 15 dBm with a gain of 10.5 dB, a noise figure of 2.4 dB, and a power consumption of 6 mA at 1.5 V.

[1]  Hongyi Chen,et al.  A Novel IP3 Boosting Technique Using Feedforward Distortion Cancellation Method for 5 GHz CMOS LNA , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[2]  Mingyan Yu,et al.  Post linearization of CMOS LNA using double cascade FETs , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[3]  Gary Brown,et al.  Linearization of CMOS LNA's via optimum gate biasing , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  Calvin Plett,et al.  RF circuit implications of moderate inversion enhanced linear region in MOSFETs , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Ilku Nam,et al.  A Low Power Highly linear Cascoded Multiple Gated Transistor CMOS RF Amplifier with 10dB IP3 Improvement , 2002 .

[6]  L. Larson,et al.  Modified derivative superposition method for linearizing FET low-noise amplifiers , 2004, IEEE Transactions on Microwave Theory and Techniques.

[7]  Bonkee Kim,et al.  A low-power highly linear cascoded multiple-gated transistor CMOS RF amplifier with 10 dB IP3 improvement (Revised) , 2003, IEEE Microwave and Wireless Components Letters.

[8]  Lawrence E. Larson,et al.  A 5 GHz low-power, high-linearity low-noise amplifier in a digital 0.35 /spl mu/m CMOS process , 2003, Radio and Wireless Conference, 2003. RAWCON '03. Proceedings.

[9]  Tae-Sung Kim,et al.  Post-linearization of cascode CMOS low noise amplifier using folded PMOS IMD sinker , 2006, IEEE Microwave and Wireless Components Letters.