Design and performance analysis of HomePNA 2.0 transceiver chip circuit

In this paper, we present the architecture of Home Phoneline Networking Alliance (HomePNA) 2.0 transceiver chip circuit which can establish a home network using existing in-home phone line, and it provides a data rate of 4-32 Mbps. We evaluate the performance of HomePNA 2.0 transceiver chip by running a simulation to study mean squared error (MSE), eye diagram and constellation. By analyzing the results of each simulation, we also analyze the performance of HomePNA 2.0 transceiver chip in a comprehensive manner

[1]  Min Young Chung,et al.  HomePNA 2.0 - saturation throughput analysis , 2003, IEEE Communications Letters.

[2]  Otto Carlos Muniz Bandeira Duarte,et al.  Increasing the throughput of the HomePNA MAC protocol , 2004, 29th Annual IEEE International Conference on Local Computer Networks.

[3]  John A. Copeland,et al.  An analysis of the home PNA collision resolution mechanism , 2003, 28th Annual IEEE International Conference on Local Computer Networks, 2003. LCN '03. Proceedings..

[4]  Paola Bisaglia,et al.  Channel modeling and system performance for HomePNA 2.0 , 2002, IEEE J. Sel. Areas Commun..

[5]  Edward H. Frank,et al.  Connecting the Home With a Phone Line Network Chip Set , 2000, IEEE Micro.

[6]  Yusuf Öztürk,et al.  Quality of support and priority management in homePNA 2.0 link layer , 2003, Proceedings of the Eighth IEEE Symposium on Computers and Communications. ISCC 2003.