Analog and RF Performance Analysis of a Junctionless Electrically Induced Source/Drain Extension Cylindrical Surround Gate (JLEJ-CSG) MOSFET

Junctionless (JL) transistors have recently been reported as strong candidate for the future technology nodes because of ease of manufacturing and improved performance over conventional MOSFETs. In this paper, the analog and RF performances of a JL transistor have been evaluated with metal gate structure having higher work function in the middle with two side gates of lower work function (electrically induced source/drain junctions, EJ). This triple metal gate JLEJ cylindrical surrounding gate (CSG) MOSFET provides better response in terms of intrinsic gain, transconductance generation factor, early voltage, unity gain transition frequency, maximum frequency of oscillation, etc. over single metal junctionless cylindrical surrounding gate (JLSM) transistors. However, the analog and RF performance metrics have been observed to be degraded because of quantum mechanical effects. The ION/IOFF ratio is improved by more than 105 times.

[1]  M. Armstrong,et al.  Comparison of Junctionless and Conventional Trigate Transistors With $L_{g}$ Down to 26 nm , 2011, IEEE Electron Device Letters.

[2]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[3]  O. Faynot,et al.  GeOI pMOSFETs Scaled Down to 30-nm Gate Length With Record Off-State Current , 2010, IEEE Electron Device Letters.

[4]  Chi-Woo Lee,et al.  Reduced electric field in junctionless transistors , 2010 .

[5]  T. Signamarcheix,et al.  Fabrication and characterisation of 200 mm germanium-on-insulator (GeOI) substrates made from bulk germanium , 2006 .

[6]  Horng-Chih Lin,et al.  Gate-All-Around Junctionless Transistors With Heavily Doped Polysilicon Nanowire Channels , 2011, IEEE Electron Device Letters.

[7]  Geert Hellings,et al.  Electrical TCAD Simulations of a Germanium pMOSFET Technology , 2010, IEEE Transactions on Electron Devices.

[8]  A. Kranti,et al.  Device Design and Estimated Performance for p-Type Junctionless Transistors on Bulk Germanium Substrates , 2012, IEEE Transactions on Electron Devices.

[9]  S. Ganguly,et al.  Bulk Planar Junctionless Transistor (BPJLT): An Attractive Device Alternative for Scaling , 2011, IEEE Electron Device Letters.

[10]  Te-Kuang Chiang,et al.  A Quasi-Two-Dimensional Threshold Voltage Model for Short-Channel Junctionless Double-Gate MOSFETs , 2012, IEEE Transactions on Electron Devices.

[11]  Shengqi Yang,et al.  A Junctionless Nanowire Transistor With a Dual-Material Gate , 2012, IEEE Transactions on Electron Devices.

[12]  Chi-Woo Lee,et al.  Junctionless multigate field-effect transistor , 2009 .

[13]  Jianmin Miao,et al.  Gate-All-Around Junctionless Nanowire MOSFET With Improved Low-Frequency Noise Behavior , 2011, IEEE Electron Device Letters.