A 1.8GHz stacked power amplifier in 45nm CMOS SOI technology with substrate-transferred to AlN

A 1.8GHz power amplifier (PA) is implemented with a stack of 16 dynamically-biased thin-oxide transistors (tox = 1.16nm) in a standard 45nm CMOS SOI process. The stack configuration increases the overall breakdown voltage as well as the output impedance. The conductive Si substrate of the PA fabricated in a standard 45nm CMOS SOI process is etched and replaced by Aluminum Nitride (AlN) substrate to reduce the adverse effect of parasitic capacitances. The PA delivers a saturated output power (PSAT) of 26.5 dBm and a peak power added efficiency (PAE) of 19% at 1.8GHz when biased with high supply voltage (VDD = 12V) and low drain current for satisfying high-reliability requirements. The performance is comparable with reported PAs despite using very low-breakdown voltage transistors.

[1]  Jan-Erik Mueller,et al.  A 1.8GHz wide-band stacked-cascode CMOS power amplifier for WCDMA applications in 65nm standard CMOS , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[2]  Bruce A. Wooley,et al.  A stacked 6.5-GHz 29.6-dBm power amplifier in standard 65-nm CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.

[3]  J. Raskin,et al.  RF Performance of a Commercial SOI Technology Transferred Onto a Passivated HR Silicon Substrate , 2008, IEEE Transactions on Electron Devices.

[4]  Jinho Jeong,et al.  A Watt-Level Stacked-FET Linear Power Amplifier in Silicon-on-Insulator CMOS , 2010, IEEE Transactions on Microwave Theory and Techniques.

[5]  Hongtao Xu,et al.  A flip-chip-packaged 1.8V 28dBm class-AB power amplifier with shielded concentric transformers in 32nm SoC CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.