An Ultra-low Power and Lower Area Current-Mode based Physically Unclonable Function with less than 100nW Power Consumption and a Native Instability of 0.6875% for IoT Applications

This paper presents an ultra-low power and lower area, sequential physically unclonable function (PUF) circuit for Internet-of-Things (IoT). The proposed PUF is used to generate a 16 bit secret key array and uses a current-mode based differential bit cell architecture to exploit the inherent device mismatch. The proposed PUF design has an energy efficiency of 7.5fJ/bit and a native instability of 0.6875%.

[1]  Mingoo Seok,et al.  Ultra-Compact and Robust Physically Unclonable Function Based on Voltage-Compensated Proportional-to-Absolute-Temperature Voltage Generators , 2016, IEEE Journal of Solid-State Circuits.

[2]  Shinobu Fujita,et al.  Physically Unclonable Function Using an Initial Waveform of Ring Oscillators , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  David Blaauw,et al.  8.3 A 553F2 2-transistor amplifier-based Physically Unclonable Function (PUF) with 1.67% native instability , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[4]  Yongki Lee,et al.  8.7 Physically unclonable function for secure key generation with a key error rate of 2E-38 in 45nm smart-card chips , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[5]  G. Edward Suh,et al.  Extracting secret keys from integrated circuits , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Bernd Becker,et al.  Systemic Frequency Biases in Ring Oscillator PUFs on FPGAs , 2016, IEEE Transactions on Multi-Scale Computing Systems.

[7]  Mark Mohammad Tehranipoor,et al.  An Aging-Resistant RO-PUF for Reliable Key Generation , 2016, IEEE Transactions on Emerging Topics in Computing.

[8]  Shimeng Yu,et al.  Design and optimization of strong Physical Unclonable Function (PUF) based on RRAM array , 2017, 2017 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA).

[9]  Sudhir Satpathy,et al.  A 4-fJ/b Delay-Hardened Physically Unclonable Function Circuit With Selective Bit Destabilization in 14-nm Trigate CMOS , 2017, IEEE Journal of Solid-State Circuits.

[10]  Takashi Sato,et al.  Physically unclonable function using RTN-induced delay fluctuation in ring oscillators , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[11]  Nima Karimian,et al.  DRAM-Based Intrinsic Physically Unclonable Functions for System-Level Security and Authentication , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Jimson Mathew,et al.  Binary Decision Diagram Assisted Modeling of FPGA-Based Physically Unclonable Function by Genetic Programming , 2017, IEEE Transactions on Computers.

[13]  Máire O'Neill,et al.  Ultra-compact and robust FPGA-based PUF identification generator , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[14]  Mingoo Seok,et al.  A technique to transform 6T-SRAM arrays into robust analog PUF with minimal overhead , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).