FPGA Vernier Digital-to-Time Converter With 1.58 ps Resolution and 59.3 Minutes Operation Range

The first FPGA multiple channel digital-to-time converter, or digital pulse generator, is proposed to further extend FPGA applications into analog domain. Based on vernier principle, the effective resolution is made equivalent to the period difference of two phase-locked loop (PLL) outputs. The finer than ever DTC resolution of 1.58 ps is achieved with an Altera Stratix III FPGA chip. The DNL and INL are verified to be -0.086 ~ +0.12 LSB and -0.93 ~ +0.75 LSB respectively for input value varied from 1 to 1026. The widest operation range of 59.3 minutes is accomplished with 51 functioning input bits. Except for 2 shared PLLs, there are only 422 combinational ALUTs and 84 dedicated logic registers utilized per channel for 224-channel circuit implementation. The power consumption per channel is simulated to be 3.04 mW only. With a simple but powerful structure, the design cost is substantially reduced from those of its predecessors.

[1]  Suki Kim,et al.  A register controlled delay locked loop using a TDC and a new fine delay line scheme , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[2]  J. Christiansen,et al.  An Integrated High Resolution CMOS Timing Generator Based on an Array of Delay Locked Loops , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[3]  G. Kano,et al.  A Gaas Programmable Timer With 125ps Delay-time Resolution , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[4]  B. Arkin.  Realizing a production ATE custom processor and timing IC containing 400 independent low-power and high-linearity timing verniers , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[5]  Poki Chen,et al.  A Fully Digital Time-Domain Smart Temperature Sensor Realized With 140 FPGA Logic Elements , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Hen-Wai Tsao,et al.  Multiple channel programmable timing generators with single cyclic delay line , 2004, IEEE Transactions on Instrumentation and Measurement.

[7]  Masakatsu Suda,et al.  CMOS high-speed, high-precision timing generator for 4.266-Gbps memory test system , 2005, IEEE International Conference on Test, 2005..

[8]  T. Okayasu,et al.  1.83ps-Resolution CMOS Dynamic Arbitrary Timing Generator for >4GHz ATE Applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[9]  Steve Sullivan,et al.  Integrated pin electronics for a VLSI test system , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[10]  Watanabe Daisuke,et al.  1.83ps-Resolution CMOS Dynamic Arbitrary Timing Generator for >4GHz ATE Applications , 2006 .

[11]  Timo Rahkonen,et al.  The use of stabilized CMOS delay lines for the digitization of short time intervals , 1993 .

[12]  Taiichi Otsuji,et al.  A 3-ns range, 8-ps resolution, timing generator LSI utilizing Si bipolar gate array , 1991 .

[13]  Taiichi Otsuji,et al.  A 10-ps resolution, process-insensitive timing generator IC , 1989 .

[14]  Taiichi Otsuji.  A picosecond-accuracy, 700-MHz range, Si bipolar time interval counter LSI , 1993 .

[15]  C. W. Branson.  Integrated pin electronic for a VLSI test system , 1989 .

[16]  Mark Horowitz,et al.  Integrated pin electronics for VLSI functional testers , 1989 .

[17]  G. Cafaro,et al.  A Self-Calibrating Sub-Picosecond Resolution Digital-to-Time Converter , 2007, 2007 IEEE/MTT-S International Microwave Symposium.

[18]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[19]  Ryszard Szplet,et al.  Interpolating time counter with 100 ps resolution on a single FPGA device , 2000, IEEE Trans. Instrum. Meas..

[20]  Poki Chen,et al.  A FPGA vernier digital-to-time converter with 3.56ps resolution and −0.23∼+0.2LSB inaccuracy , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[21]  Chun-Chi Chen,et al.  A PVT Insensitive Vernier-Based Time-to-Digital Converter With Extended Input Range and High Accuracy , 2007, IEEE Transactions on Nuclear Science.