Calculation and validation of thermomechanical stresses in flip chip BGA using the ATC4.2 test vehicle
暂无分享,去创建一个
We report the first in situ measurements of thermomechanical stresses in a 1000 I/O 250 /spl mu/m pitch piezoresistive flip chip test chip assembled to a 755 I/O 1.0 mm pitch 35 mm Ball Grid Array (BGA). The BGA substrates employed "build-up" dielectric layers containing micro-vias over conventional fiberglass laminate cores. Experimental data, which include in situ stress and die bending measurements, were correlated to closed form and Finite Element Method (FEM) calculations. Cracking and delamination were observed in some of the experimental groups undergoing temperature cycling. Through use of bounding conditions in the FEM simulations, these failures were associated with debonding of the underfill fillet from the die edge that caused stresses to shift to weaker areas of the package.
[1] Bidyut K. Bhattacharyya,et al. A method of designing a group of bumps for C4 packages to maximize the number of bumps and minimize the number of package layers , 1994, 1994 Proceedings. 44th Electronic Components and Technology Conference.
[2] J. N. Sweet,et al. Stresses from flip-chip assembly and underfill; measurements with the ATC4.1 assembly test chip and analysis by finite element method , 1997 .