Nonlinear DSP coprocessor cell-one cycle chip

This paper presents a high-speed nonlinear coprocessor cell for computation of elementary functions. Several elementary functions are typically needed in systolic arrays for signal and image processing algorithms. With our approach, all of the desired elementary functions can be incorporated on a single cell. Furthermore, a new result can be obtained every clock cycle (with a pipelining delay of three clock cycles). A 24 bit version and a 16 bit version-both employing second order interpolation and very small ROM tables-are presented. Characteristics of the 16 bit chip, fabricated in 2.0 micron CMOS technology, are discussed in detail. As an application example, a parallel architecture for CT image reconstruction for a Fan Beam CT System is presented.

[1]  Vijay K. Jain,et al.  Parallel architecture for universal digital signal processing , 1994, 1994 Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences.

[2]  V. K. Jain,et al.  Image processing using a universal nonlinear cell , 1994, Proceedings of 1994 International Conference on Wafer Scale Integration (ICWSI).

[3]  Vijay K. Jain,et al.  An architecture for WSI rapid prototyping , 1992, Computer.

[4]  Jenq-Neng Hwang,et al.  An efficient triarray systolic design for real-time Kalman filtering , 1988, ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing.

[5]  Lei Lin,et al.  A universal nonlinear component and its application to WSI , 1993 .

[6]  S. Barua.  Systolic Implementation Of Kalman Filters Using Programmable Real - Time Incoherent Matrix Multiplier , 1989, Optics & Photonics.

[7]  Gerald E. Sobelman,et al.  Design and programming of a flexible, cost-effective systolic array cell for digital signal processing , 1990, IEEE Trans. Acoust. Speech Signal Process..

[8]  Sau-Gee Chen,et al.  Systolic implementation of Kalman filter , 1994, Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems.

[9]  V. K. Jain,et al.  DSP coprocessor cell for systolic arrays , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.