FPGA-based implementation of a real-time 5000-word continuous speech recognizer
暂无分享,去创建一个
[1] Eric A. Brewer,et al. Hardware speech recognition for user interfaces in low cost, low power devices , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[2] Alex Acero,et al. Spoken Language Processing: A Guide to Theory, Algorithm and System Development , 2001 .
[3] M. Lowy,et al. A dynamic-time-warp integrated circuit for a 1000-word speech recognition system , 1987 .
[4] J.H.L. Hansen,et al. Fast likelihood computation techniques in nearest-neighbor based search for continuous speech recognition , 2001, IEEE Signal Processing Letters.
[5] Zhen Fang,et al. A low-power accelerator for the SPHINX 3 speech recognition system , 2003, CASES '03.
[6] Alex K. Jones,et al. Speech Silicon: An FPGA Architecture for Real-Time Hidden Markov-Model-Based Speech Recognition , 2006, EURASIP J. Embed. Syst..
[7] Rob A. Rutenbar,et al. A 1000-word vocabulary, speaker-independent, continuous live-mode speech recognizer implemented in a single FPGA , 2007, FPGA '07.
[8] Paul D. Franzon,et al. Flexible Low Power Probability Density Estimation Unit For Speech Recognition , 2007, 2007 IEEE International Symposium on Circuits and Systems.
[9] Hermann Ney,et al. Dynamic programming search for continuous speech recognition , 1999, IEEE Signal Process. Mag..