Soft-Error-Resilient FPGAs Using Built-In 2-D Hamming Product Code
暂无分享,去创建一个
[1] Teresa H. Meng,et al. A 1-Gb/s, four-state, sliding block Viterbi decoder , 1997, IEEE J. Solid State Circuits.
[2] C. B. Shung,et al. A Reed-Solomon product-code (RS-PC) decoder chip for DVD applications , 1998 .
[3] M. Caffrey,et al. SEU Mitigation Techniques for Virtex FPGAs in Space Applications , 1999 .
[4] Christos A. Papachristou,et al. Radiation induced single-word multiple-bit upsets correction in SRAM , 2005, 11th IEEE International On-Line Testing Symposium.
[5] Leilei Song,et al. 10- and 40-Gb/s forward error correction devices for optical communications , 2002 .
[6] K. Chapman. SEU Strategies for Virtex-5 Devices , 2010 .
[7] M. Yabuuchi,et al. Synchronous Ultra-High-Density 2RW Dual-Port 8T-SRAM With Circumvention of Simultaneous Common-Row-Access , 2009, IEEE Journal of Solid-State Circuits.
[8] E. Normand. Single-event effects in avionics , 1996 .
[9] Adrian Thompson,et al. Scrubbing away transients and jiggling around the permanent: long survival of FPGA systems through evolutionary self-repair , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.
[10] M. Caffrey,et al. Static Proton and Heavy Ion Testing of the Xilinx Virtex-5 Device , 2007, 2007 IEEE Radiation Effects Data Workshop.
[11] A. Burg,et al. Design and Optimization of an HSDPA Turbo Decoder ASIC , 2009, IEEE Journal of Solid-State Circuits.
[12] Kaushik Roy,et al. A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.
[13] R.H. Dennard,et al. An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches , 2008, IEEE Journal of Solid-State Circuits.
[14] A. Lesea,et al. The rosetta experiment: atmospheric soft error rate testing in differing technology FPGAs , 2005, IEEE Transactions on Device and Materials Reliability.
[15] J. F. Ziegler,et al. Terrestrial cosmic ray intensities , 1998, IBM J. Res. Dev..
[16] R.C. Baumann,et al. Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.
[17] Shyh-Jye Jou,et al. An LDPC Decoder Chip Based on Self-Routing Network for IEEE 802.16e Applications , 2008, IEEE Journal of Solid-State Circuits.
[18] Shu Lin,et al. Error control coding : fundamentals and applications , 1983 .
[19] Robert E. Lyons,et al. The Use of Triple-Modular Redundancy to Improve Computer Reliability , 1962, IBM J. Res. Dev..
[20] T. Moon. Error Correction Coding: Mathematical Methods and Algorithms , 2005 .
[21] Jan M. Rabaey,et al. Low-Energy FPGAs - Architecture and Design , 2001 .
[22] Mehdi Baradaran Tahoori,et al. Analytical Techniques for Soft Error Rate Modeling and Mitigation of FPGA-Based Designs , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[23] E. Fuller,et al. RADIATION TESTING UPDATE, SEU MITIGATION, AND AVAILABILITY ANALYSIS OF THE VIRTEX FPGA FOR SPACE RECONFIGURABLE COMPUTING. , 2000 .
[24] Jack Kurzweil,et al. An introduction to digital communications , 1999 .