A 1-Tap 40-Gb/s Look-Ahead Decision Feedback Equalizer in 0.18-$muhbox m$SiGe BiCMOS Technology

This paper describes a fully differential 1-tap decision feedback equalizer in 0.18-mum SiGe BiCMOS technology. The circuit is capable of equalizing NRZ data up to 40 Gb/s. A look-ahead architecture is employed with modifications to reduce complexity in the high-speed clock distribution. An analog differential voltage controls the tap weights. The design is fabricated in 0.18-mum SiGe BiCMOS technology with a 160-GHz fT. It occupies an area of 1.5 mmtimes1 mm and operates from a 3.3-V supply with 230-mA current. It is the first feedback equalizer at 40 Gb/s

[1]  Fred Buchali,et al.  PMD mitigation at 10 Gbit/s using linear and nonlinear integrated electronic equaliser circuits , 2000 .

[2]  Sorin P. Voinigescu,et al.  A 49-Gb / s , 7-Tap Transversal Filter in 0 . 18 μ m SiGe BiCMOS for Backplane Equalization Altan Hazneci , 2004 .

[3]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[4]  W. Fang.  Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuits , 1990 .

[5]  A.C. Carusone,et al.  A 3-Tap FIR Filter With Cascaded Distributed Tap Amplifiers for Equalization Up to 40 Gb/s in 0.18-$mu$m CMOS , 2006, IEEE Journal of Solid-State Circuits.

[6]  S.I. Long,et al.  Design analysis and circuit enhancements for high-speed bipolar flip-flops , 2005, IEEE Journal of Solid-State Circuits.

[7]  H. Tran,et al.  A 10 Gb/s equalizer with integrated clock and data recovery for optical communication systems , 2005 .

[8]  Anthony Chan Carusone,et al.  A 40 Gb/s transversal filter in 0.18 /spl mu/m CMOS using distributed amplifiers , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[9]  F. Buchali,et al.  Adaptive PMD compensation by electrical and optical techniques , 2004, Journal of Lightwave Technology.

[10]  Sorin P. Voinigescu,et al.  Algorithmic design methodologies and design porting of wireline transceiver IC building blocks between technology nodes , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[11]  S.P. Voinigescu,et al.  6-k/spl Omega/, 43-Gb/s differential transimpedance-limiting amplifier with auto-zero feedback and high dynamic range , 2003, 25th Annual Technical Digest 2003. IEEE Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 2003..

[12]  E. Alon,et al.  Adaptive equalization and data recovery in a dual-mode (PAM2/4) serial link transceiver , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[13]  Anthony Chan Carusone,et al.  A comparison of equalizers for compensating polarization-mode dispersion in 40-Gb/s optical systems , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[14]  H. Nosaka,et al.  Electrical PMD equalizer ICs for a 40-Gbit/s transmission , 2004, Optical Fiber Communication Conference, 2004. OFC 2004.

[15]  Jianwen Zhu,et al.  A 1-Tap 40-Gbps Look-ahead Decision Feedback Equalizer in 0.18μm SiGe BiCMOS Technology , 2005 .

[16]  Hans-Martin Rein,et al.  Design considerations for very-high-speed Si-bipolar IC's operating up to 50 Gb/s , 1996, IEEE J. Solid State Circuits.

[17]  Paul J. Hurst,et al.  A mixed-signal decision-feedback equalizer that uses a look-ahead architecture , 1997 .

[18]  S.P. Voinigescu,et al.  49-Gb/s, 7-tap transversal filter in 0.18 /spl mu/m SiGe BiCMOS for backplane equalization , 2004, IEEE Compound Semiconductor Integrated Circuit Symposium, 2004..

[19]  J. Stonick,et al.  A 0.6 to 9.6Gb/s binary backplane transceiver core in 0.13/spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[20]  J.H. Winters,et al.  Techniques for High-Speed Implementation of Nonlinear Cancellation , 1991, IEEE J. Sel. Areas Commun..