A simple fault-tolerant digital voter circuit in TMR nanoarchitectures

Nanoelectronic systems are now more and more prone to faults and defects, permanent or transient. Redundancy techniques are implemented widely to increase the reliability, especially the TMR — Triple Modular Redundancy. However, many researchers assume that the voter is perfect and this may not be true. This paper proposes a simple but effective fault-tolerant voter circuit which is more reliable and less expensive. Experimental results demonstrate its improvement over the former TMR structures.

[1]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[2]  M. Wirthlin,et al.  Fine-Grain SEU Mitigation for FPGAs Using Partial TMR , 2008, IEEE Transactions on Nuclear Science.

[3]  Douglas M. Blough,et al.  A comparison of voting strategies for fault-tolerant distributed systems , 1990, Proceedings Ninth Symposium on Reliable Distributed Systems.

[4]  Mehrdad Nourani,et al.  Highly reliable A/D converter using analog voting , 2008, 2008 IEEE International Conference on Computer Design.

[5]  M. Nicolaidis,et al.  Evaluation of a soft error tolerance technique based on time and/or space redundancy , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).

[6]  Xiaoya Fan,et al.  Design trends and challenges of logic soft errors in future nanotechnologies circuits reliability , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[7]  S. Roy,et al.  Majority multiplexing-economical redundant fault-tolerant designs for nanoarchitectures , 2005, IEEE Transactions on Nanotechnology.

[8]  J. A. Maestro,et al.  A Methodology for Automatic Insertion of Selective TMR in Digital Circuits Affected by SEUs , 2009, IEEE Transactions on Nuclear Science.

[9]  Jianbo Gao,et al.  Toward hardware-redundant, fault-tolerant logic for nanoelectronics , 2005, IEEE Design & Test of Computers.

[10]  Rajendra M. Patrikar,et al.  Design of a novel fault-tolerant voter circuit for TMR implementation to improve reliability in digital circuits , 2009, Microelectron. Reliab..

[11]  Denis Teixeira Franco,et al.  Yield and reliability issues in nanoelectronic technologies , 2006, Ann. des Télécommunications.

[12]  W. Arden.  The International Technology Roadmap for Semiconductors—Perspectives and challenges for the next 15 years , 2002 .

[13]  D. Pitica,et al.  Reliability and failure analysis of voting circuits in hardware redundant design , 2000, International Symposium on Electronic Materials and Packaging (EMAP2000) (Cat. No.00EX458).

[14]  J.-F. Naviner,et al.  Reliability of logic circuits under multiple simultaneous faults , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[15]  Arnaud Virazel,et al.  Using TMR Architectures for Yield Improvement , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.

[16]  Israel Koren,et al.  Fault-sensitivity analysis and reliability enhancement of analog-to-digital converters , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Roman Obermaisser,et al.  A Transient-Resilient System-on-a-Chip Architecture with Support for On-Chip and Off-Chip TMR , 2008, 2008 Seventh European Dependable Computing Conference.